Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.32 99.43 95.61 100.00 100.00 96.55 99.56 97.07


Total test records in report: 916
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T547 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.3358432217 May 26 03:16:06 PM PDT 24 May 26 03:20:22 PM PDT 24 11212528810 ps
T548 /workspace/coverage/default/35.sram_ctrl_regwen.2332727856 May 26 03:12:58 PM PDT 24 May 26 03:35:57 PM PDT 24 4844001644 ps
T549 /workspace/coverage/default/36.sram_ctrl_stress_pipeline.1027758219 May 26 03:13:04 PM PDT 24 May 26 03:16:30 PM PDT 24 17724144054 ps
T550 /workspace/coverage/default/48.sram_ctrl_ram_cfg.481761365 May 26 03:16:45 PM PDT 24 May 26 03:16:49 PM PDT 24 1083570509 ps
T551 /workspace/coverage/default/22.sram_ctrl_bijection.301120722 May 26 03:09:13 PM PDT 24 May 26 03:49:49 PM PDT 24 133686287492 ps
T552 /workspace/coverage/default/43.sram_ctrl_executable.4288513891 May 26 03:15:15 PM PDT 24 May 26 03:34:58 PM PDT 24 20885005020 ps
T553 /workspace/coverage/default/23.sram_ctrl_lc_escalation.671664665 May 26 03:09:36 PM PDT 24 May 26 03:10:55 PM PDT 24 46654931630 ps
T554 /workspace/coverage/default/23.sram_ctrl_max_throughput.139906005 May 26 03:09:26 PM PDT 24 May 26 03:10:22 PM PDT 24 1554205714 ps
T555 /workspace/coverage/default/49.sram_ctrl_mem_walk.3106404233 May 26 03:17:10 PM PDT 24 May 26 03:19:22 PM PDT 24 7891681830 ps
T556 /workspace/coverage/default/21.sram_ctrl_partial_access_b2b.3826016640 May 26 03:09:02 PM PDT 24 May 26 03:14:16 PM PDT 24 16210208317 ps
T557 /workspace/coverage/default/14.sram_ctrl_lc_escalation.1248763805 May 26 03:07:03 PM PDT 24 May 26 03:08:34 PM PDT 24 13645443591 ps
T558 /workspace/coverage/default/15.sram_ctrl_max_throughput.1270429853 May 26 03:07:20 PM PDT 24 May 26 03:09:28 PM PDT 24 12712893288 ps
T559 /workspace/coverage/default/28.sram_ctrl_partial_access_b2b.1912688525 May 26 03:10:48 PM PDT 24 May 26 03:15:48 PM PDT 24 23417705292 ps
T560 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.3619943108 May 26 03:06:01 PM PDT 24 May 26 03:11:02 PM PDT 24 4455469224 ps
T561 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.1666867358 May 26 03:13:45 PM PDT 24 May 26 03:13:52 PM PDT 24 2675121711 ps
T562 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.632588696 May 26 03:17:12 PM PDT 24 May 26 03:18:39 PM PDT 24 9895013284 ps
T563 /workspace/coverage/default/12.sram_ctrl_executable.1225837501 May 26 03:06:26 PM PDT 24 May 26 03:11:14 PM PDT 24 36273374236 ps
T564 /workspace/coverage/default/9.sram_ctrl_bijection.162893726 May 26 03:05:31 PM PDT 24 May 26 03:41:50 PM PDT 24 136828480175 ps
T565 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.486340657 May 26 03:02:58 PM PDT 24 May 26 03:08:40 PM PDT 24 15181114645 ps
T566 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.3161391775 May 26 03:06:02 PM PDT 24 May 26 03:06:25 PM PDT 24 1092047320 ps
T567 /workspace/coverage/default/30.sram_ctrl_alert_test.598716910 May 26 03:11:33 PM PDT 24 May 26 03:11:34 PM PDT 24 20877984 ps
T568 /workspace/coverage/default/27.sram_ctrl_lc_escalation.2242019293 May 26 03:10:28 PM PDT 24 May 26 03:11:22 PM PDT 24 8329713331 ps
T569 /workspace/coverage/default/8.sram_ctrl_bijection.2898935972 May 26 03:05:10 PM PDT 24 May 26 03:48:26 PM PDT 24 110894821411 ps
T570 /workspace/coverage/default/7.sram_ctrl_regwen.783949851 May 26 03:04:56 PM PDT 24 May 26 03:12:42 PM PDT 24 30691292711 ps
T571 /workspace/coverage/default/37.sram_ctrl_multiple_keys.7202763 May 26 03:13:16 PM PDT 24 May 26 03:16:52 PM PDT 24 13376079789 ps
T572 /workspace/coverage/default/25.sram_ctrl_partial_access.882172818 May 26 03:10:05 PM PDT 24 May 26 03:10:21 PM PDT 24 1565080170 ps
T573 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.1477278351 May 26 03:11:17 PM PDT 24 May 26 03:18:11 PM PDT 24 227798413803 ps
T574 /workspace/coverage/default/41.sram_ctrl_lc_escalation.3675836404 May 26 03:14:32 PM PDT 24 May 26 03:15:32 PM PDT 24 12657826817 ps
T575 /workspace/coverage/default/0.sram_ctrl_bijection.1209196222 May 26 03:02:40 PM PDT 24 May 26 03:25:43 PM PDT 24 124976541483 ps
T576 /workspace/coverage/default/29.sram_ctrl_multiple_keys.562850032 May 26 03:11:03 PM PDT 24 May 26 03:16:47 PM PDT 24 20520833578 ps
T577 /workspace/coverage/default/27.sram_ctrl_multiple_keys.3998788349 May 26 03:10:21 PM PDT 24 May 26 03:24:47 PM PDT 24 14625896151 ps
T578 /workspace/coverage/default/27.sram_ctrl_ram_cfg.2840248740 May 26 03:10:36 PM PDT 24 May 26 03:10:40 PM PDT 24 356827604 ps
T579 /workspace/coverage/default/1.sram_ctrl_smoke.1090564432 May 26 03:02:58 PM PDT 24 May 26 03:05:16 PM PDT 24 1276681468 ps
T580 /workspace/coverage/default/40.sram_ctrl_multiple_keys.3666655915 May 26 03:14:10 PM PDT 24 May 26 03:25:40 PM PDT 24 6410006154 ps
T581 /workspace/coverage/default/40.sram_ctrl_ram_cfg.2309873170 May 26 03:14:26 PM PDT 24 May 26 03:14:30 PM PDT 24 1397734387 ps
T582 /workspace/coverage/default/16.sram_ctrl_max_throughput.1516380256 May 26 03:07:26 PM PDT 24 May 26 03:09:57 PM PDT 24 3194602166 ps
T583 /workspace/coverage/default/48.sram_ctrl_executable.4135988576 May 26 03:16:47 PM PDT 24 May 26 03:33:24 PM PDT 24 25552557353 ps
T584 /workspace/coverage/default/45.sram_ctrl_multiple_keys.4002625047 May 26 03:15:37 PM PDT 24 May 26 03:24:31 PM PDT 24 43088815884 ps
T585 /workspace/coverage/default/19.sram_ctrl_bijection.947586117 May 26 03:08:23 PM PDT 24 May 26 03:32:07 PM PDT 24 26995684568 ps
T586 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.3199871475 May 26 03:12:50 PM PDT 24 May 26 03:20:04 PM PDT 24 51776016201 ps
T587 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.88438451 May 26 03:08:06 PM PDT 24 May 26 03:13:14 PM PDT 24 34522520764 ps
T588 /workspace/coverage/default/11.sram_ctrl_mem_walk.4184423224 May 26 03:06:10 PM PDT 24 May 26 03:12:02 PM PDT 24 21565714844 ps
T589 /workspace/coverage/default/9.sram_ctrl_max_throughput.505644013 May 26 03:05:38 PM PDT 24 May 26 03:06:21 PM PDT 24 2856439379 ps
T590 /workspace/coverage/default/2.sram_ctrl_max_throughput.4256142131 May 26 03:03:14 PM PDT 24 May 26 03:03:31 PM PDT 24 741628898 ps
T591 /workspace/coverage/default/5.sram_ctrl_max_throughput.1277610323 May 26 03:04:13 PM PDT 24 May 26 03:05:19 PM PDT 24 3095129596 ps
T592 /workspace/coverage/default/4.sram_ctrl_max_throughput.1498850749 May 26 03:03:57 PM PDT 24 May 26 03:06:15 PM PDT 24 12722646583 ps
T593 /workspace/coverage/default/40.sram_ctrl_max_throughput.2645110576 May 26 03:14:18 PM PDT 24 May 26 03:15:11 PM PDT 24 2192603937 ps
T594 /workspace/coverage/default/27.sram_ctrl_mem_walk.4072950246 May 26 03:10:36 PM PDT 24 May 26 03:13:31 PM PDT 24 23895159250 ps
T595 /workspace/coverage/default/31.sram_ctrl_smoke.201680127 May 26 03:11:33 PM PDT 24 May 26 03:11:44 PM PDT 24 674487928 ps
T596 /workspace/coverage/default/5.sram_ctrl_partial_access_b2b.4110161717 May 26 03:04:13 PM PDT 24 May 26 03:09:41 PM PDT 24 15537692933 ps
T597 /workspace/coverage/default/24.sram_ctrl_partial_access.2580095383 May 26 03:09:39 PM PDT 24 May 26 03:09:54 PM PDT 24 1049433403 ps
T598 /workspace/coverage/default/29.sram_ctrl_partial_access.3376839909 May 26 03:11:04 PM PDT 24 May 26 03:13:30 PM PDT 24 885650749 ps
T599 /workspace/coverage/default/1.sram_ctrl_lc_escalation.1449754349 May 26 03:02:58 PM PDT 24 May 26 03:03:29 PM PDT 24 7086573686 ps
T600 /workspace/coverage/default/44.sram_ctrl_mem_partial_access.1478860392 May 26 03:15:33 PM PDT 24 May 26 03:17:41 PM PDT 24 7509067287 ps
T601 /workspace/coverage/default/3.sram_ctrl_ram_cfg.1412338505 May 26 03:03:42 PM PDT 24 May 26 03:03:46 PM PDT 24 355380790 ps
T602 /workspace/coverage/default/11.sram_ctrl_bijection.3370305827 May 26 03:06:02 PM PDT 24 May 26 03:43:59 PM PDT 24 90645920321 ps
T32 /workspace/coverage/default/4.sram_ctrl_sec_cm.2057891250 May 26 03:04:04 PM PDT 24 May 26 03:04:07 PM PDT 24 368991611 ps
T603 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.3867938283 May 26 03:09:05 PM PDT 24 May 26 03:09:12 PM PDT 24 704045005 ps
T604 /workspace/coverage/default/14.sram_ctrl_partial_access.1537504603 May 26 03:06:57 PM PDT 24 May 26 03:07:14 PM PDT 24 2365301912 ps
T605 /workspace/coverage/default/28.sram_ctrl_ram_cfg.3754824243 May 26 03:10:53 PM PDT 24 May 26 03:10:57 PM PDT 24 1403691544 ps
T606 /workspace/coverage/default/4.sram_ctrl_stress_all.1868138174 May 26 03:04:05 PM PDT 24 May 26 03:53:26 PM PDT 24 309323906586 ps
T607 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.2300893885 May 26 03:09:47 PM PDT 24 May 26 03:12:35 PM PDT 24 2175025392 ps
T608 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.893407259 May 26 03:04:17 PM PDT 24 May 26 03:06:08 PM PDT 24 1108713641 ps
T609 /workspace/coverage/default/36.sram_ctrl_lc_escalation.3142018471 May 26 03:13:05 PM PDT 24 May 26 03:14:32 PM PDT 24 12633801420 ps
T610 /workspace/coverage/default/47.sram_ctrl_executable.1543650173 May 26 03:16:26 PM PDT 24 May 26 03:33:31 PM PDT 24 176163011542 ps
T611 /workspace/coverage/default/24.sram_ctrl_mem_partial_access.1859172143 May 26 03:09:48 PM PDT 24 May 26 03:12:24 PM PDT 24 6426862316 ps
T612 /workspace/coverage/default/26.sram_ctrl_lc_escalation.2337891999 May 26 03:10:17 PM PDT 24 May 26 03:12:19 PM PDT 24 68463798735 ps
T613 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.3931056356 May 26 03:15:41 PM PDT 24 May 26 03:18:48 PM PDT 24 19127219466 ps
T614 /workspace/coverage/default/13.sram_ctrl_bijection.4037193893 May 26 03:06:38 PM PDT 24 May 26 03:53:03 PM PDT 24 294332928176 ps
T615 /workspace/coverage/default/1.sram_ctrl_alert_test.2987195816 May 26 03:03:08 PM PDT 24 May 26 03:03:09 PM PDT 24 22905210 ps
T616 /workspace/coverage/default/16.sram_ctrl_regwen.2920392359 May 26 03:07:39 PM PDT 24 May 26 03:24:06 PM PDT 24 10113878454 ps
T617 /workspace/coverage/default/5.sram_ctrl_alert_test.2443012891 May 26 03:04:34 PM PDT 24 May 26 03:04:35 PM PDT 24 44373428 ps
T618 /workspace/coverage/default/32.sram_ctrl_mem_walk.3138729554 May 26 03:12:03 PM PDT 24 May 26 03:14:44 PM PDT 24 7305617758 ps
T619 /workspace/coverage/default/21.sram_ctrl_regwen.1041487920 May 26 03:09:01 PM PDT 24 May 26 03:21:48 PM PDT 24 2935695012 ps
T620 /workspace/coverage/default/38.sram_ctrl_mem_walk.4198865111 May 26 03:13:51 PM PDT 24 May 26 03:19:01 PM PDT 24 40387321451 ps
T110 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.4273828460 May 26 03:05:23 PM PDT 24 May 26 03:07:43 PM PDT 24 4673543642 ps
T621 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.1956052156 May 26 03:08:23 PM PDT 24 May 26 03:13:41 PM PDT 24 68088914512 ps
T622 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.3560124471 May 26 03:15:09 PM PDT 24 May 26 03:15:28 PM PDT 24 724497602 ps
T623 /workspace/coverage/default/39.sram_ctrl_executable.1159944826 May 26 03:14:02 PM PDT 24 May 26 03:34:31 PM PDT 24 34776143615 ps
T624 /workspace/coverage/default/7.sram_ctrl_partial_access.3223800277 May 26 03:04:46 PM PDT 24 May 26 03:04:55 PM PDT 24 2851919207 ps
T125 /workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.2503159656 May 26 03:03:20 PM PDT 24 May 26 03:03:31 PM PDT 24 360039140 ps
T625 /workspace/coverage/default/19.sram_ctrl_partial_access.4253515698 May 26 03:08:22 PM PDT 24 May 26 03:11:19 PM PDT 24 1023302587 ps
T626 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.4150795092 May 26 03:06:21 PM PDT 24 May 26 03:13:01 PM PDT 24 5394768250 ps
T627 /workspace/coverage/default/25.sram_ctrl_ram_cfg.4247230645 May 26 03:10:01 PM PDT 24 May 26 03:10:05 PM PDT 24 1408964321 ps
T628 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.1335403757 May 26 03:03:20 PM PDT 24 May 26 03:06:17 PM PDT 24 5079305510 ps
T629 /workspace/coverage/default/1.sram_ctrl_bijection.3896260364 May 26 03:02:58 PM PDT 24 May 26 03:25:07 PM PDT 24 51477285557 ps
T630 /workspace/coverage/default/15.sram_ctrl_mem_walk.997353540 May 26 03:07:28 PM PDT 24 May 26 03:10:10 PM PDT 24 28800807046 ps
T631 /workspace/coverage/default/11.sram_ctrl_alert_test.672877815 May 26 03:06:16 PM PDT 24 May 26 03:06:17 PM PDT 24 62606113 ps
T632 /workspace/coverage/default/7.sram_ctrl_mem_walk.596135532 May 26 03:05:03 PM PDT 24 May 26 03:07:51 PM PDT 24 8991754377 ps
T633 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.2695374757 May 26 03:15:23 PM PDT 24 May 26 03:21:57 PM PDT 24 6956988621 ps
T634 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.2054846040 May 26 03:15:40 PM PDT 24 May 26 03:22:25 PM PDT 24 81427366748 ps
T635 /workspace/coverage/default/17.sram_ctrl_partial_access.3313034264 May 26 03:07:54 PM PDT 24 May 26 03:10:23 PM PDT 24 2307042957 ps
T636 /workspace/coverage/default/32.sram_ctrl_multiple_keys.1608136698 May 26 03:11:49 PM PDT 24 May 26 03:21:28 PM PDT 24 15483162147 ps
T637 /workspace/coverage/default/23.sram_ctrl_ram_cfg.3912465086 May 26 03:09:33 PM PDT 24 May 26 03:09:37 PM PDT 24 2576145934 ps
T638 /workspace/coverage/default/4.sram_ctrl_smoke.1770472343 May 26 03:03:52 PM PDT 24 May 26 03:03:58 PM PDT 24 430586884 ps
T639 /workspace/coverage/default/21.sram_ctrl_max_throughput.2699870238 May 26 03:09:03 PM PDT 24 May 26 03:09:13 PM PDT 24 896516674 ps
T640 /workspace/coverage/default/37.sram_ctrl_partial_access.1828219597 May 26 03:13:21 PM PDT 24 May 26 03:14:09 PM PDT 24 1050113200 ps
T641 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.653163459 May 26 03:13:37 PM PDT 24 May 26 03:15:00 PM PDT 24 2420085925 ps
T642 /workspace/coverage/default/5.sram_ctrl_mem_walk.1394279823 May 26 03:04:23 PM PDT 24 May 26 03:09:52 PM PDT 24 172906536064 ps
T643 /workspace/coverage/default/0.sram_ctrl_ram_cfg.3408386782 May 26 03:02:50 PM PDT 24 May 26 03:02:55 PM PDT 24 1680433867 ps
T644 /workspace/coverage/default/0.sram_ctrl_max_throughput.1724720588 May 26 03:02:36 PM PDT 24 May 26 03:03:24 PM PDT 24 2876958116 ps
T645 /workspace/coverage/default/44.sram_ctrl_partial_access.3961117405 May 26 03:15:24 PM PDT 24 May 26 03:15:50 PM PDT 24 5045726936 ps
T646 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.3378544129 May 26 03:06:02 PM PDT 24 May 26 03:06:36 PM PDT 24 2652113393 ps
T647 /workspace/coverage/default/40.sram_ctrl_bijection.1665333720 May 26 03:14:11 PM PDT 24 May 26 03:37:41 PM PDT 24 72881592693 ps
T126 /workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.3384234862 May 26 03:10:00 PM PDT 24 May 26 03:10:20 PM PDT 24 2794897892 ps
T648 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.2625191568 May 26 03:11:16 PM PDT 24 May 26 03:15:37 PM PDT 24 31106894809 ps
T649 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.1873819758 May 26 03:12:51 PM PDT 24 May 26 03:17:21 PM PDT 24 41039834315 ps
T650 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.1986067113 May 26 03:07:53 PM PDT 24 May 26 03:10:15 PM PDT 24 792652538 ps
T651 /workspace/coverage/default/14.sram_ctrl_multiple_keys.4003894966 May 26 03:06:55 PM PDT 24 May 26 03:15:30 PM PDT 24 10595714176 ps
T652 /workspace/coverage/default/47.sram_ctrl_mem_walk.2913931888 May 26 03:16:28 PM PDT 24 May 26 03:22:14 PM PDT 24 66473697440 ps
T653 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.3727892058 May 26 03:13:00 PM PDT 24 May 26 03:14:25 PM PDT 24 2978180526 ps
T654 /workspace/coverage/default/41.sram_ctrl_mem_walk.637735533 May 26 03:14:38 PM PDT 24 May 26 03:16:46 PM PDT 24 2042670105 ps
T655 /workspace/coverage/default/12.sram_ctrl_smoke.2650340088 May 26 03:06:21 PM PDT 24 May 26 03:06:31 PM PDT 24 431741465 ps
T656 /workspace/coverage/default/41.sram_ctrl_executable.552407194 May 26 03:14:34 PM PDT 24 May 26 03:27:33 PM PDT 24 17305217113 ps
T657 /workspace/coverage/default/46.sram_ctrl_executable.4211784790 May 26 03:16:06 PM PDT 24 May 26 03:32:05 PM PDT 24 252259727239 ps
T658 /workspace/coverage/default/39.sram_ctrl_mem_walk.3036911867 May 26 03:14:07 PM PDT 24 May 26 03:19:10 PM PDT 24 12217127111 ps
T659 /workspace/coverage/default/7.sram_ctrl_smoke.3030433444 May 26 03:04:46 PM PDT 24 May 26 03:04:57 PM PDT 24 620077433 ps
T660 /workspace/coverage/default/2.sram_ctrl_executable.4042888536 May 26 03:03:13 PM PDT 24 May 26 03:05:13 PM PDT 24 6091650855 ps
T33 /workspace/coverage/default/0.sram_ctrl_sec_cm.3138858644 May 26 03:02:50 PM PDT 24 May 26 03:02:53 PM PDT 24 578781658 ps
T661 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.1761860781 May 26 03:02:51 PM PDT 24 May 26 03:03:17 PM PDT 24 1992286890 ps
T662 /workspace/coverage/default/2.sram_ctrl_mem_walk.1842927272 May 26 03:03:21 PM PDT 24 May 26 03:08:34 PM PDT 24 10937648699 ps
T663 /workspace/coverage/default/6.sram_ctrl_max_throughput.1613039254 May 26 03:04:31 PM PDT 24 May 26 03:05:36 PM PDT 24 4320558688 ps
T664 /workspace/coverage/default/47.sram_ctrl_regwen.2283939018 May 26 03:16:27 PM PDT 24 May 26 03:36:05 PM PDT 24 3416884346 ps
T665 /workspace/coverage/default/37.sram_ctrl_alert_test.3212053801 May 26 03:13:35 PM PDT 24 May 26 03:13:37 PM PDT 24 75850748 ps
T666 /workspace/coverage/default/40.sram_ctrl_regwen.3776706349 May 26 03:14:26 PM PDT 24 May 26 03:41:20 PM PDT 24 117436398927 ps
T667 /workspace/coverage/default/43.sram_ctrl_stress_pipeline.3866431513 May 26 03:15:08 PM PDT 24 May 26 03:18:57 PM PDT 24 22058338009 ps
T668 /workspace/coverage/default/1.sram_ctrl_max_throughput.3620657328 May 26 03:03:00 PM PDT 24 May 26 03:04:21 PM PDT 24 742773529 ps
T669 /workspace/coverage/default/22.sram_ctrl_regwen.1072516081 May 26 03:09:19 PM PDT 24 May 26 03:35:40 PM PDT 24 19136172549 ps
T670 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.106953649 May 26 03:09:18 PM PDT 24 May 26 03:11:38 PM PDT 24 1543885438 ps
T671 /workspace/coverage/default/29.sram_ctrl_smoke.414478037 May 26 03:11:01 PM PDT 24 May 26 03:11:18 PM PDT 24 863661456 ps
T672 /workspace/coverage/default/38.sram_ctrl_max_throughput.1187604949 May 26 03:13:42 PM PDT 24 May 26 03:16:22 PM PDT 24 772273487 ps
T673 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.2900801631 May 26 03:14:25 PM PDT 24 May 26 03:15:10 PM PDT 24 5525486593 ps
T674 /workspace/coverage/default/21.sram_ctrl_mem_partial_access.3571980651 May 26 03:09:11 PM PDT 24 May 26 03:12:02 PM PDT 24 22179133786 ps
T675 /workspace/coverage/default/49.sram_ctrl_partial_access_b2b.2155737167 May 26 03:16:57 PM PDT 24 May 26 03:22:56 PM PDT 24 14330029798 ps
T676 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.823719895 May 26 03:08:47 PM PDT 24 May 26 03:08:57 PM PDT 24 1399774643 ps
T677 /workspace/coverage/default/16.sram_ctrl_bijection.3162695458 May 26 03:07:26 PM PDT 24 May 26 03:44:35 PM PDT 24 460979055085 ps
T678 /workspace/coverage/default/25.sram_ctrl_lc_escalation.1180101881 May 26 03:09:56 PM PDT 24 May 26 03:11:16 PM PDT 24 33319797878 ps
T679 /workspace/coverage/default/30.sram_ctrl_smoke.231180086 May 26 03:11:16 PM PDT 24 May 26 03:11:33 PM PDT 24 2353891528 ps
T680 /workspace/coverage/default/30.sram_ctrl_mem_walk.2279305366 May 26 03:11:25 PM PDT 24 May 26 03:15:26 PM PDT 24 3943229350 ps
T681 /workspace/coverage/default/37.sram_ctrl_executable.2476681535 May 26 03:13:28 PM PDT 24 May 26 03:25:23 PM PDT 24 21022639083 ps
T682 /workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.2853728180 May 26 03:05:17 PM PDT 24 May 26 03:05:34 PM PDT 24 5812205377 ps
T683 /workspace/coverage/default/32.sram_ctrl_partial_access.1100962518 May 26 03:11:57 PM PDT 24 May 26 03:12:04 PM PDT 24 2827527207 ps
T684 /workspace/coverage/default/6.sram_ctrl_smoke.4150848868 May 26 03:04:24 PM PDT 24 May 26 03:05:20 PM PDT 24 2964205153 ps
T127 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.2217768347 May 26 03:15:33 PM PDT 24 May 26 03:15:46 PM PDT 24 322251204 ps
T685 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.272252193 May 26 03:09:17 PM PDT 24 May 26 03:11:27 PM PDT 24 1646631677 ps
T686 /workspace/coverage/default/14.sram_ctrl_regwen.2622241141 May 26 03:07:03 PM PDT 24 May 26 03:32:35 PM PDT 24 22128879082 ps
T687 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.2296901951 May 26 03:06:35 PM PDT 24 May 26 03:07:52 PM PDT 24 4878745289 ps
T688 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.2610711029 May 26 03:16:45 PM PDT 24 May 26 03:18:58 PM PDT 24 10503188553 ps
T689 /workspace/coverage/default/27.sram_ctrl_partial_access.3286012927 May 26 03:10:22 PM PDT 24 May 26 03:10:36 PM PDT 24 1024346124 ps
T690 /workspace/coverage/default/20.sram_ctrl_ram_cfg.3566301514 May 26 03:08:47 PM PDT 24 May 26 03:08:51 PM PDT 24 1355804541 ps
T691 /workspace/coverage/default/23.sram_ctrl_regwen.4203216967 May 26 03:09:33 PM PDT 24 May 26 03:36:32 PM PDT 24 24289828618 ps
T692 /workspace/coverage/default/0.sram_ctrl_smoke.1157803431 May 26 03:02:29 PM PDT 24 May 26 03:02:38 PM PDT 24 683753307 ps
T693 /workspace/coverage/default/23.sram_ctrl_smoke.3980643040 May 26 03:09:23 PM PDT 24 May 26 03:09:35 PM PDT 24 932883791 ps
T694 /workspace/coverage/default/4.sram_ctrl_regwen.1905679485 May 26 03:04:06 PM PDT 24 May 26 03:20:48 PM PDT 24 85111995101 ps
T695 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.875030628 May 26 03:09:27 PM PDT 24 May 26 03:12:23 PM PDT 24 1544665091 ps
T696 /workspace/coverage/default/17.sram_ctrl_partial_access_b2b.3714315602 May 26 03:07:54 PM PDT 24 May 26 03:13:26 PM PDT 24 6255629516 ps
T697 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.7498333 May 26 03:10:15 PM PDT 24 May 26 03:13:15 PM PDT 24 14968176911 ps
T698 /workspace/coverage/default/47.sram_ctrl_partial_access_b2b.3852813264 May 26 03:16:20 PM PDT 24 May 26 03:23:22 PM PDT 24 55734069997 ps
T699 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.2349896169 May 26 03:13:05 PM PDT 24 May 26 03:13:33 PM PDT 24 1453516235 ps
T700 /workspace/coverage/default/15.sram_ctrl_executable.1709451742 May 26 03:07:20 PM PDT 24 May 26 03:14:54 PM PDT 24 42112792919 ps
T701 /workspace/coverage/default/26.sram_ctrl_stress_pipeline.811000610 May 26 03:10:08 PM PDT 24 May 26 03:15:19 PM PDT 24 20048352644 ps
T702 /workspace/coverage/default/48.sram_ctrl_bijection.1845551453 May 26 03:16:35 PM PDT 24 May 26 03:52:28 PM PDT 24 84160503874 ps
T703 /workspace/coverage/default/34.sram_ctrl_lc_escalation.3780707119 May 26 03:12:33 PM PDT 24 May 26 03:13:02 PM PDT 24 8958540732 ps
T704 /workspace/coverage/default/23.sram_ctrl_stress_pipeline.3520728080 May 26 03:09:24 PM PDT 24 May 26 03:12:25 PM PDT 24 11318172853 ps
T705 /workspace/coverage/default/20.sram_ctrl_partial_access.157217973 May 26 03:08:44 PM PDT 24 May 26 03:09:06 PM PDT 24 1307216307 ps
T706 /workspace/coverage/default/48.sram_ctrl_alert_test.2271164418 May 26 03:16:48 PM PDT 24 May 26 03:16:49 PM PDT 24 21562232 ps
T707 /workspace/coverage/default/39.sram_ctrl_smoke.2125931553 May 26 03:13:58 PM PDT 24 May 26 03:14:28 PM PDT 24 972414790 ps
T708 /workspace/coverage/default/9.sram_ctrl_executable.2226168638 May 26 03:05:38 PM PDT 24 May 26 03:08:40 PM PDT 24 8694434787 ps
T128 /workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.3095028438 May 26 03:08:48 PM PDT 24 May 26 03:09:11 PM PDT 24 2648863282 ps
T709 /workspace/coverage/default/20.sram_ctrl_smoke.4160471634 May 26 03:08:43 PM PDT 24 May 26 03:08:48 PM PDT 24 718286381 ps
T710 /workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.6031032 May 26 03:03:13 PM PDT 24 May 26 03:03:44 PM PDT 24 1486543595 ps
T711 /workspace/coverage/default/3.sram_ctrl_lc_escalation.2382048335 May 26 03:03:26 PM PDT 24 May 26 03:03:47 PM PDT 24 2772245649 ps
T712 /workspace/coverage/default/46.sram_ctrl_max_throughput.3420617049 May 26 03:16:08 PM PDT 24 May 26 03:16:53 PM PDT 24 3267829627 ps
T713 /workspace/coverage/default/38.sram_ctrl_ram_cfg.1594672481 May 26 03:13:50 PM PDT 24 May 26 03:13:54 PM PDT 24 1401049362 ps
T714 /workspace/coverage/default/26.sram_ctrl_max_throughput.993722327 May 26 03:10:07 PM PDT 24 May 26 03:12:24 PM PDT 24 789941381 ps
T715 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.1764359196 May 26 03:15:52 PM PDT 24 May 26 03:16:26 PM PDT 24 4938094621 ps
T716 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.3660607323 May 26 03:04:05 PM PDT 24 May 26 03:06:44 PM PDT 24 4709440264 ps
T717 /workspace/coverage/default/4.sram_ctrl_lc_escalation.124281890 May 26 03:04:00 PM PDT 24 May 26 03:04:20 PM PDT 24 4650126955 ps
T718 /workspace/coverage/default/9.sram_ctrl_multiple_keys.1854076716 May 26 03:05:32 PM PDT 24 May 26 03:13:49 PM PDT 24 3439713226 ps
T719 /workspace/coverage/default/6.sram_ctrl_executable.2037697716 May 26 03:04:38 PM PDT 24 May 26 03:20:59 PM PDT 24 19137030550 ps
T720 /workspace/coverage/default/10.sram_ctrl_mem_walk.2624707846 May 26 03:05:53 PM PDT 24 May 26 03:09:08 PM PDT 24 37395657669 ps
T721 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.764030258 May 26 03:06:27 PM PDT 24 May 26 03:07:32 PM PDT 24 1507891818 ps
T722 /workspace/coverage/default/11.sram_ctrl_lc_escalation.1951884214 May 26 03:06:00 PM PDT 24 May 26 03:07:25 PM PDT 24 25529837177 ps
T723 /workspace/coverage/default/35.sram_ctrl_mem_walk.2910282607 May 26 03:13:00 PM PDT 24 May 26 03:15:54 PM PDT 24 17582899932 ps
T724 /workspace/coverage/default/4.sram_ctrl_multiple_keys.951250682 May 26 03:03:51 PM PDT 24 May 26 03:29:45 PM PDT 24 39851129089 ps
T725 /workspace/coverage/default/0.sram_ctrl_partial_access_b2b.823098305 May 26 03:02:37 PM PDT 24 May 26 03:10:00 PM PDT 24 8450429619 ps
T726 /workspace/coverage/default/13.sram_ctrl_partial_access.3493549605 May 26 03:06:37 PM PDT 24 May 26 03:06:52 PM PDT 24 10371529026 ps
T727 /workspace/coverage/default/15.sram_ctrl_lc_escalation.2493131846 May 26 03:07:18 PM PDT 24 May 26 03:09:12 PM PDT 24 54067746130 ps
T728 /workspace/coverage/default/17.sram_ctrl_mem_walk.1887565174 May 26 03:08:01 PM PDT 24 May 26 03:10:57 PM PDT 24 47003404673 ps
T729 /workspace/coverage/default/32.sram_ctrl_smoke.1964004879 May 26 03:11:48 PM PDT 24 May 26 03:13:41 PM PDT 24 3844970263 ps
T730 /workspace/coverage/default/2.sram_ctrl_partial_access.3723150915 May 26 03:03:16 PM PDT 24 May 26 03:03:32 PM PDT 24 1094477737 ps
T731 /workspace/coverage/default/41.sram_ctrl_regwen.3365679804 May 26 03:14:32 PM PDT 24 May 26 03:30:55 PM PDT 24 16556122028 ps
T732 /workspace/coverage/default/10.sram_ctrl_stress_pipeline.34067671 May 26 03:05:49 PM PDT 24 May 26 03:11:52 PM PDT 24 6922732309 ps
T733 /workspace/coverage/default/49.sram_ctrl_ram_cfg.516518702 May 26 03:17:02 PM PDT 24 May 26 03:17:06 PM PDT 24 348204172 ps
T734 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.3100629432 May 26 03:08:41 PM PDT 24 May 26 03:16:08 PM PDT 24 87216511963 ps
T735 /workspace/coverage/default/12.sram_ctrl_max_throughput.699584434 May 26 03:06:27 PM PDT 24 May 26 03:06:48 PM PDT 24 3050701779 ps
T736 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.1159497860 May 26 03:07:58 PM PDT 24 May 26 03:08:44 PM PDT 24 1931377753 ps
T737 /workspace/coverage/default/15.sram_ctrl_partial_access.3685735710 May 26 03:07:20 PM PDT 24 May 26 03:07:26 PM PDT 24 1636955797 ps
T738 /workspace/coverage/default/12.sram_ctrl_multiple_keys.1551725076 May 26 03:06:18 PM PDT 24 May 26 03:21:35 PM PDT 24 56375545525 ps
T739 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.2384551788 May 26 03:12:33 PM PDT 24 May 26 03:14:20 PM PDT 24 1524656502 ps
T740 /workspace/coverage/default/3.sram_ctrl_multiple_keys.2130569739 May 26 03:03:28 PM PDT 24 May 26 03:29:36 PM PDT 24 56566013682 ps
T741 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.2339719785 May 26 03:09:56 PM PDT 24 May 26 03:17:22 PM PDT 24 159083024048 ps
T742 /workspace/coverage/default/18.sram_ctrl_partial_access.4013652184 May 26 03:08:07 PM PDT 24 May 26 03:08:20 PM PDT 24 3152023694 ps
T743 /workspace/coverage/default/44.sram_ctrl_lc_escalation.1933150047 May 26 03:15:33 PM PDT 24 May 26 03:16:03 PM PDT 24 20323314820 ps
T744 /workspace/coverage/default/43.sram_ctrl_multiple_keys.2747966532 May 26 03:15:09 PM PDT 24 May 26 03:39:54 PM PDT 24 8770818070 ps
T745 /workspace/coverage/default/8.sram_ctrl_lc_escalation.4268524304 May 26 03:05:15 PM PDT 24 May 26 03:05:51 PM PDT 24 5221561746 ps
T746 /workspace/coverage/default/9.sram_ctrl_ram_cfg.3472584061 May 26 03:05:40 PM PDT 24 May 26 03:05:44 PM PDT 24 365484393 ps
T747 /workspace/coverage/default/41.sram_ctrl_smoke.388350961 May 26 03:14:32 PM PDT 24 May 26 03:14:55 PM PDT 24 1686196841 ps
T748 /workspace/coverage/default/3.sram_ctrl_bijection.3409700630 May 26 03:03:26 PM PDT 24 May 26 03:18:01 PM PDT 24 28035529244 ps
T749 /workspace/coverage/default/28.sram_ctrl_bijection.4089675806 May 26 03:10:47 PM PDT 24 May 26 03:51:25 PM PDT 24 35513087691 ps
T750 /workspace/coverage/default/21.sram_ctrl_smoke.97228499 May 26 03:08:55 PM PDT 24 May 26 03:11:33 PM PDT 24 465554540 ps
T751 /workspace/coverage/default/11.sram_ctrl_smoke.1144612942 May 26 03:06:02 PM PDT 24 May 26 03:06:15 PM PDT 24 797194960 ps
T752 /workspace/coverage/default/43.sram_ctrl_mem_walk.326874826 May 26 03:15:18 PM PDT 24 May 26 03:18:10 PM PDT 24 10567191404 ps
T753 /workspace/coverage/default/27.sram_ctrl_partial_access_b2b.1579392237 May 26 03:10:30 PM PDT 24 May 26 03:15:30 PM PDT 24 47132829432 ps
T754 /workspace/coverage/default/44.sram_ctrl_multiple_keys.722879239 May 26 03:15:22 PM PDT 24 May 26 03:25:56 PM PDT 24 38282078068 ps
T755 /workspace/coverage/default/0.sram_ctrl_executable.3034234507 May 26 03:02:43 PM PDT 24 May 26 03:24:00 PM PDT 24 10210917794 ps
T756 /workspace/coverage/default/25.sram_ctrl_executable.2928794272 May 26 03:10:03 PM PDT 24 May 26 03:19:20 PM PDT 24 117076252256 ps
T757 /workspace/coverage/default/34.sram_ctrl_bijection.3097370315 May 26 03:12:27 PM PDT 24 May 26 03:50:27 PM PDT 24 124382141993 ps
T758 /workspace/coverage/default/33.sram_ctrl_lc_escalation.2378339436 May 26 03:12:21 PM PDT 24 May 26 03:13:24 PM PDT 24 22287332196 ps
T759 /workspace/coverage/default/31.sram_ctrl_regwen.2046641148 May 26 03:11:41 PM PDT 24 May 26 03:17:37 PM PDT 24 5399235429 ps
T760 /workspace/coverage/default/12.sram_ctrl_regwen.3406069407 May 26 03:06:28 PM PDT 24 May 26 03:21:45 PM PDT 24 57864055770 ps
T761 /workspace/coverage/default/18.sram_ctrl_smoke.358169603 May 26 03:08:06 PM PDT 24 May 26 03:10:25 PM PDT 24 3488154374 ps
T762 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.181052359 May 26 03:03:26 PM PDT 24 May 26 03:03:47 PM PDT 24 8809846351 ps
T763 /workspace/coverage/default/32.sram_ctrl_stress_pipeline.2417377474 May 26 03:11:48 PM PDT 24 May 26 03:19:14 PM PDT 24 8425966707 ps
T764 /workspace/coverage/default/33.sram_ctrl_multiple_keys.1699235197 May 26 03:12:12 PM PDT 24 May 26 03:28:33 PM PDT 24 10628376043 ps
T765 /workspace/coverage/default/43.sram_ctrl_bijection.4282458870 May 26 03:15:08 PM PDT 24 May 26 03:56:41 PM PDT 24 71590591560 ps
T766 /workspace/coverage/default/24.sram_ctrl_alert_test.3125955986 May 26 03:09:47 PM PDT 24 May 26 03:09:48 PM PDT 24 13070271 ps
T767 /workspace/coverage/default/49.sram_ctrl_multiple_keys.4227440813 May 26 03:16:53 PM PDT 24 May 26 03:25:43 PM PDT 24 17397762381 ps
T768 /workspace/coverage/default/11.sram_ctrl_partial_access.3789865518 May 26 03:06:01 PM PDT 24 May 26 03:06:05 PM PDT 24 392646712 ps
T769 /workspace/coverage/default/43.sram_ctrl_smoke.4200648884 May 26 03:15:09 PM PDT 24 May 26 03:15:33 PM PDT 24 7301215240 ps
T770 /workspace/coverage/default/42.sram_ctrl_bijection.1792812710 May 26 03:14:46 PM PDT 24 May 26 03:42:07 PM PDT 24 25447359002 ps
T771 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.4238708279 May 26 03:16:35 PM PDT 24 May 26 03:20:04 PM PDT 24 4877056592 ps
T772 /workspace/coverage/default/42.sram_ctrl_mem_partial_access.420317914 May 26 03:15:02 PM PDT 24 May 26 03:16:32 PM PDT 24 2569439064 ps
T773 /workspace/coverage/default/6.sram_ctrl_partial_access.1629926349 May 26 03:04:37 PM PDT 24 May 26 03:04:55 PM PDT 24 3496291795 ps
T774 /workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.305379618 May 26 03:05:38 PM PDT 24 May 26 03:05:46 PM PDT 24 2692637838 ps
T129 /workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.3059801196 May 26 03:11:17 PM PDT 24 May 26 03:11:32 PM PDT 24 488065875 ps
T775 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.2571060162 May 26 03:13:58 PM PDT 24 May 26 03:18:44 PM PDT 24 4205334918 ps
T776 /workspace/coverage/default/5.sram_ctrl_executable.2216628057 May 26 03:04:14 PM PDT 24 May 26 03:18:25 PM PDT 24 24102831177 ps
T777 /workspace/coverage/default/41.sram_ctrl_alert_test.762146735 May 26 03:14:38 PM PDT 24 May 26 03:14:40 PM PDT 24 51256363 ps
T778 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.821755098 May 26 03:04:34 PM PDT 24 May 26 03:05:58 PM PDT 24 11786989278 ps
T779 /workspace/coverage/default/46.sram_ctrl_regwen.674366449 May 26 03:16:06 PM PDT 24 May 26 03:26:15 PM PDT 24 1727931146 ps
T780 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.1032931878 May 26 03:09:53 PM PDT 24 May 26 03:14:37 PM PDT 24 17727128319 ps
T781 /workspace/coverage/default/46.sram_ctrl_smoke.1303951974 May 26 03:15:59 PM PDT 24 May 26 03:18:10 PM PDT 24 919592298 ps
T782 /workspace/coverage/default/30.sram_ctrl_ram_cfg.1361582376 May 26 03:11:26 PM PDT 24 May 26 03:11:29 PM PDT 24 1342803862 ps
T783 /workspace/coverage/default/24.sram_ctrl_lc_escalation.3530907487 May 26 03:09:46 PM PDT 24 May 26 03:10:43 PM PDT 24 63311550169 ps
T784 /workspace/coverage/default/28.sram_ctrl_lc_escalation.3874204678 May 26 03:10:48 PM PDT 24 May 26 03:11:55 PM PDT 24 20262888068 ps
T785 /workspace/coverage/default/25.sram_ctrl_regwen.3742909543 May 26 03:10:04 PM PDT 24 May 26 03:26:10 PM PDT 24 72773332538 ps
T786 /workspace/coverage/default/33.sram_ctrl_ram_cfg.1708894247 May 26 03:12:19 PM PDT 24 May 26 03:12:22 PM PDT 24 713629182 ps
T787 /workspace/coverage/default/12.sram_ctrl_lc_escalation.1711573771 May 26 03:06:26 PM PDT 24 May 26 03:07:21 PM PDT 24 21000415112 ps
T788 /workspace/coverage/default/31.sram_ctrl_alert_test.1560564109 May 26 03:11:53 PM PDT 24 May 26 03:11:54 PM PDT 24 13419142 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%