Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.92 99.19 94.15 99.72 100.00 95.79 99.12 97.44


Total test records in report: 1032
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T317 /workspace/coverage/default/13.sram_ctrl_lc_escalation.1297033757 Jul 31 06:57:49 PM PDT 24 Jul 31 06:58:32 PM PDT 24 8771590274 ps
T318 /workspace/coverage/default/49.sram_ctrl_regwen.3960839260 Jul 31 07:06:16 PM PDT 24 Jul 31 07:24:38 PM PDT 24 70804129101 ps
T319 /workspace/coverage/default/42.sram_ctrl_partial_access_b2b.2030577213 Jul 31 07:04:19 PM PDT 24 Jul 31 07:13:26 PM PDT 24 81489611198 ps
T320 /workspace/coverage/default/34.sram_ctrl_access_during_key_req.1874375323 Jul 31 07:02:18 PM PDT 24 Jul 31 07:09:24 PM PDT 24 10455104270 ps
T321 /workspace/coverage/default/22.sram_ctrl_bijection.1652046909 Jul 31 06:58:53 PM PDT 24 Jul 31 07:27:07 PM PDT 24 41266615746 ps
T322 /workspace/coverage/default/26.sram_ctrl_lc_escalation.987637084 Jul 31 06:59:54 PM PDT 24 Jul 31 07:00:04 PM PDT 24 1674256477 ps
T323 /workspace/coverage/default/33.sram_ctrl_lc_escalation.279687637 Jul 31 07:01:44 PM PDT 24 Jul 31 07:02:52 PM PDT 24 10307498055 ps
T324 /workspace/coverage/default/46.sram_ctrl_regwen.1054399343 Jul 31 07:05:26 PM PDT 24 Jul 31 07:24:12 PM PDT 24 10006284919 ps
T325 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.3743464981 Jul 31 06:53:49 PM PDT 24 Jul 31 06:57:40 PM PDT 24 4313568419 ps
T326 /workspace/coverage/default/27.sram_ctrl_multiple_keys.1438447982 Jul 31 06:59:59 PM PDT 24 Jul 31 07:19:48 PM PDT 24 53004154985 ps
T327 /workspace/coverage/default/31.sram_ctrl_alert_test.1431112986 Jul 31 07:01:14 PM PDT 24 Jul 31 07:01:15 PM PDT 24 21314295 ps
T328 /workspace/coverage/default/17.sram_ctrl_access_during_key_req.1004585959 Jul 31 06:58:00 PM PDT 24 Jul 31 07:15:01 PM PDT 24 104658233992 ps
T329 /workspace/coverage/default/30.sram_ctrl_regwen.971456532 Jul 31 07:00:55 PM PDT 24 Jul 31 07:17:03 PM PDT 24 11157499467 ps
T330 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.2008930449 Jul 31 06:54:26 PM PDT 24 Jul 31 06:57:02 PM PDT 24 4974961663 ps
T58 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.4077480858 Jul 31 06:54:44 PM PDT 24 Jul 31 06:57:31 PM PDT 24 15251933541 ps
T331 /workspace/coverage/default/33.sram_ctrl_mem_walk.4208301091 Jul 31 07:02:18 PM PDT 24 Jul 31 07:05:09 PM PDT 24 14118783532 ps
T332 /workspace/coverage/default/13.sram_ctrl_mem_walk.4276617296 Jul 31 06:57:48 PM PDT 24 Jul 31 07:00:12 PM PDT 24 2637081394 ps
T333 /workspace/coverage/default/27.sram_ctrl_mem_walk.1896886683 Jul 31 07:00:14 PM PDT 24 Jul 31 07:02:39 PM PDT 24 2659481474 ps
T334 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.2521204016 Jul 31 06:59:07 PM PDT 24 Jul 31 07:00:11 PM PDT 24 986134877 ps
T335 /workspace/coverage/default/11.sram_ctrl_bijection.2462217821 Jul 31 06:57:41 PM PDT 24 Jul 31 07:35:46 PM PDT 24 99795750029 ps
T336 /workspace/coverage/default/14.sram_ctrl_mem_walk.427120655 Jul 31 06:57:47 PM PDT 24 Jul 31 07:03:33 PM PDT 24 42201413163 ps
T337 /workspace/coverage/default/24.sram_ctrl_alert_test.1994812744 Jul 31 06:59:30 PM PDT 24 Jul 31 06:59:31 PM PDT 24 34996771 ps
T338 /workspace/coverage/default/19.sram_ctrl_smoke.3058275014 Jul 31 06:58:28 PM PDT 24 Jul 31 06:59:22 PM PDT 24 746883791 ps
T339 /workspace/coverage/default/29.sram_ctrl_executable.2973686066 Jul 31 07:00:36 PM PDT 24 Jul 31 07:08:15 PM PDT 24 43925506157 ps
T340 /workspace/coverage/default/26.sram_ctrl_alert_test.3435901678 Jul 31 06:59:53 PM PDT 24 Jul 31 06:59:54 PM PDT 24 21366663 ps
T19 /workspace/coverage/default/2.sram_ctrl_sec_cm.566834526 Jul 31 06:53:43 PM PDT 24 Jul 31 06:53:47 PM PDT 24 3116045747 ps
T341 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.731913378 Jul 31 06:57:53 PM PDT 24 Jul 31 07:03:16 PM PDT 24 30630998506 ps
T342 /workspace/coverage/default/8.sram_ctrl_stress_all.806285993 Jul 31 06:54:59 PM PDT 24 Jul 31 08:15:36 PM PDT 24 82877301035 ps
T343 /workspace/coverage/default/33.sram_ctrl_executable.103951339 Jul 31 07:02:17 PM PDT 24 Jul 31 07:05:51 PM PDT 24 6203715233 ps
T344 /workspace/coverage/default/35.sram_ctrl_alert_test.1137146621 Jul 31 07:02:36 PM PDT 24 Jul 31 07:02:37 PM PDT 24 23390481 ps
T345 /workspace/coverage/default/9.sram_ctrl_alert_test.2447392104 Jul 31 06:57:08 PM PDT 24 Jul 31 06:57:09 PM PDT 24 112432794 ps
T346 /workspace/coverage/default/5.sram_ctrl_stress_all.1475988241 Jul 31 06:54:32 PM PDT 24 Jul 31 07:41:22 PM PDT 24 264123550238 ps
T347 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.3590033029 Jul 31 07:04:06 PM PDT 24 Jul 31 07:04:19 PM PDT 24 1419483031 ps
T348 /workspace/coverage/default/40.sram_ctrl_regwen.1535045658 Jul 31 07:03:55 PM PDT 24 Jul 31 07:14:57 PM PDT 24 21288877840 ps
T349 /workspace/coverage/default/21.sram_ctrl_max_throughput.3138737507 Jul 31 06:58:48 PM PDT 24 Jul 31 07:00:36 PM PDT 24 818493510 ps
T350 /workspace/coverage/default/12.sram_ctrl_mem_walk.2854620463 Jul 31 06:57:48 PM PDT 24 Jul 31 07:03:30 PM PDT 24 115392854004 ps
T351 /workspace/coverage/default/30.sram_ctrl_multiple_keys.3621527052 Jul 31 07:00:48 PM PDT 24 Jul 31 07:09:21 PM PDT 24 25127048862 ps
T352 /workspace/coverage/default/8.sram_ctrl_smoke.4120410422 Jul 31 06:54:56 PM PDT 24 Jul 31 06:55:16 PM PDT 24 5752466583 ps
T353 /workspace/coverage/default/34.sram_ctrl_stress_all.645897777 Jul 31 07:02:19 PM PDT 24 Jul 31 07:33:05 PM PDT 24 192226805503 ps
T59 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.2475749254 Jul 31 07:02:17 PM PDT 24 Jul 31 07:05:06 PM PDT 24 10232419049 ps
T354 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.1034043512 Jul 31 06:55:01 PM PDT 24 Jul 31 06:56:22 PM PDT 24 14751282970 ps
T355 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.354343002 Jul 31 06:54:39 PM PDT 24 Jul 31 06:59:11 PM PDT 24 19636590241 ps
T356 /workspace/coverage/default/5.sram_ctrl_smoke.4026361753 Jul 31 06:54:14 PM PDT 24 Jul 31 06:54:20 PM PDT 24 475473668 ps
T357 /workspace/coverage/default/15.sram_ctrl_partial_access_b2b.1316146821 Jul 31 06:57:55 PM PDT 24 Jul 31 07:06:52 PM PDT 24 34654637040 ps
T358 /workspace/coverage/default/38.sram_ctrl_executable.1386547054 Jul 31 07:03:19 PM PDT 24 Jul 31 07:10:19 PM PDT 24 32711280172 ps
T359 /workspace/coverage/default/6.sram_ctrl_partial_access.974796721 Jul 31 06:54:39 PM PDT 24 Jul 31 06:56:27 PM PDT 24 2532882741 ps
T360 /workspace/coverage/default/11.sram_ctrl_smoke.1400749494 Jul 31 06:57:08 PM PDT 24 Jul 31 06:58:27 PM PDT 24 15125731531 ps
T361 /workspace/coverage/default/6.sram_ctrl_ram_cfg.1353966127 Jul 31 06:54:40 PM PDT 24 Jul 31 06:54:43 PM PDT 24 1973559980 ps
T362 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.3951233886 Jul 31 07:04:52 PM PDT 24 Jul 31 07:06:45 PM PDT 24 3190037078 ps
T363 /workspace/coverage/default/0.sram_ctrl_lc_escalation.727680283 Jul 31 06:53:04 PM PDT 24 Jul 31 06:54:02 PM PDT 24 18308512709 ps
T364 /workspace/coverage/default/19.sram_ctrl_partial_access.4207554478 Jul 31 06:58:28 PM PDT 24 Jul 31 06:58:36 PM PDT 24 4350625536 ps
T365 /workspace/coverage/default/42.sram_ctrl_mem_walk.2287813730 Jul 31 07:04:23 PM PDT 24 Jul 31 07:09:52 PM PDT 24 30729089982 ps
T366 /workspace/coverage/default/14.sram_ctrl_multiple_keys.1989126659 Jul 31 06:57:50 PM PDT 24 Jul 31 07:09:29 PM PDT 24 3972005650 ps
T367 /workspace/coverage/default/10.sram_ctrl_alert_test.1929131989 Jul 31 06:57:10 PM PDT 24 Jul 31 06:57:11 PM PDT 24 40840585 ps
T368 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.3266996509 Jul 31 06:53:43 PM PDT 24 Jul 31 06:54:47 PM PDT 24 4024117937 ps
T369 /workspace/coverage/default/4.sram_ctrl_ram_cfg.797048160 Jul 31 06:54:08 PM PDT 24 Jul 31 06:54:12 PM PDT 24 676385607 ps
T370 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.3147640020 Jul 31 07:03:48 PM PDT 24 Jul 31 07:34:05 PM PDT 24 25985483945 ps
T371 /workspace/coverage/default/47.sram_ctrl_stress_all.809091738 Jul 31 07:05:46 PM PDT 24 Jul 31 07:52:01 PM PDT 24 212793382242 ps
T372 /workspace/coverage/default/48.sram_ctrl_max_throughput.3329064321 Jul 31 07:05:55 PM PDT 24 Jul 31 07:07:20 PM PDT 24 3108168500 ps
T373 /workspace/coverage/default/25.sram_ctrl_lc_escalation.747771267 Jul 31 06:59:35 PM PDT 24 Jul 31 07:00:39 PM PDT 24 43964999525 ps
T374 /workspace/coverage/default/15.sram_ctrl_ram_cfg.2144718485 Jul 31 06:57:56 PM PDT 24 Jul 31 06:58:00 PM PDT 24 1411487787 ps
T375 /workspace/coverage/default/24.sram_ctrl_multiple_keys.1738767917 Jul 31 06:59:24 PM PDT 24 Jul 31 07:20:09 PM PDT 24 46580771857 ps
T376 /workspace/coverage/default/41.sram_ctrl_stress_all.2317632490 Jul 31 07:04:13 PM PDT 24 Jul 31 08:28:38 PM PDT 24 49688394110 ps
T377 /workspace/coverage/default/13.sram_ctrl_executable.3083201712 Jul 31 06:57:44 PM PDT 24 Jul 31 07:13:38 PM PDT 24 13953372323 ps
T378 /workspace/coverage/default/43.sram_ctrl_mem_walk.717395142 Jul 31 07:04:37 PM PDT 24 Jul 31 07:07:30 PM PDT 24 10345141800 ps
T379 /workspace/coverage/default/1.sram_ctrl_alert_test.1472194516 Jul 31 06:53:27 PM PDT 24 Jul 31 06:53:28 PM PDT 24 24492690 ps
T380 /workspace/coverage/default/20.sram_ctrl_access_during_key_req.3874163461 Jul 31 06:58:42 PM PDT 24 Jul 31 07:18:34 PM PDT 24 55644536591 ps
T381 /workspace/coverage/default/29.sram_ctrl_max_throughput.107648730 Jul 31 07:00:36 PM PDT 24 Jul 31 07:00:57 PM PDT 24 3673763785 ps
T382 /workspace/coverage/default/5.sram_ctrl_ram_cfg.4114930026 Jul 31 06:54:25 PM PDT 24 Jul 31 06:54:29 PM PDT 24 1294747069 ps
T383 /workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.852604638 Jul 31 07:03:39 PM PDT 24 Jul 31 07:03:47 PM PDT 24 1179670924 ps
T72 /workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.3283601863 Jul 31 07:00:30 PM PDT 24 Jul 31 07:01:14 PM PDT 24 11954270181 ps
T384 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.2145835162 Jul 31 06:58:09 PM PDT 24 Jul 31 07:03:05 PM PDT 24 23608736139 ps
T385 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.204603386 Jul 31 07:04:13 PM PDT 24 Jul 31 07:08:30 PM PDT 24 3947213889 ps
T386 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.404848238 Jul 31 06:53:04 PM PDT 24 Jul 31 06:55:32 PM PDT 24 10399431146 ps
T387 /workspace/coverage/default/28.sram_ctrl_mem_partial_access.3744150476 Jul 31 07:00:30 PM PDT 24 Jul 31 07:01:32 PM PDT 24 3863356267 ps
T388 /workspace/coverage/default/43.sram_ctrl_ram_cfg.108235772 Jul 31 07:04:43 PM PDT 24 Jul 31 07:04:47 PM PDT 24 1611491419 ps
T389 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.3694792510 Jul 31 06:59:14 PM PDT 24 Jul 31 06:59:31 PM PDT 24 9969105372 ps
T390 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.4177776312 Jul 31 07:05:59 PM PDT 24 Jul 31 07:07:17 PM PDT 24 12794371241 ps
T391 /workspace/coverage/default/12.sram_ctrl_stress_all.3455906582 Jul 31 06:57:49 PM PDT 24 Jul 31 08:08:12 PM PDT 24 1149757502473 ps
T392 /workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.3311422364 Jul 31 06:58:27 PM PDT 24 Jul 31 06:58:48 PM PDT 24 2499913762 ps
T393 /workspace/coverage/default/10.sram_ctrl_regwen.2004730749 Jul 31 06:57:09 PM PDT 24 Jul 31 07:27:57 PM PDT 24 18093156927 ps
T394 /workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.3219727858 Jul 31 06:54:43 PM PDT 24 Jul 31 06:55:13 PM PDT 24 1600917098 ps
T73 /workspace/coverage/default/47.sram_ctrl_mem_partial_access.395829015 Jul 31 07:05:47 PM PDT 24 Jul 31 07:07:00 PM PDT 24 1387933985 ps
T395 /workspace/coverage/default/18.sram_ctrl_executable.3363113628 Jul 31 06:58:18 PM PDT 24 Jul 31 07:03:52 PM PDT 24 15653273397 ps
T396 /workspace/coverage/default/0.sram_ctrl_partial_access.2000403196 Jul 31 06:52:57 PM PDT 24 Jul 31 06:53:10 PM PDT 24 1488026346 ps
T397 /workspace/coverage/default/25.sram_ctrl_bijection.3195871166 Jul 31 06:59:36 PM PDT 24 Jul 31 07:32:29 PM PDT 24 85548272822 ps
T398 /workspace/coverage/default/4.sram_ctrl_access_during_key_req.1533805400 Jul 31 06:54:08 PM PDT 24 Jul 31 06:55:22 PM PDT 24 9404682185 ps
T399 /workspace/coverage/default/27.sram_ctrl_alert_test.1839994789 Jul 31 07:00:12 PM PDT 24 Jul 31 07:00:13 PM PDT 24 45463856 ps
T400 /workspace/coverage/default/13.sram_ctrl_alert_test.2964921598 Jul 31 06:57:48 PM PDT 24 Jul 31 06:57:49 PM PDT 24 33182864 ps
T401 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.661886693 Jul 31 07:00:47 PM PDT 24 Jul 31 07:06:11 PM PDT 24 5326096090 ps
T402 /workspace/coverage/default/8.sram_ctrl_ram_cfg.3086881466 Jul 31 06:54:56 PM PDT 24 Jul 31 06:55:00 PM PDT 24 1462351441 ps
T403 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.3810617388 Jul 31 06:59:47 PM PDT 24 Jul 31 07:00:31 PM PDT 24 1482495316 ps
T404 /workspace/coverage/default/22.sram_ctrl_stress_all.2239417759 Jul 31 06:59:07 PM PDT 24 Jul 31 08:21:07 PM PDT 24 61169162979 ps
T405 /workspace/coverage/default/43.sram_ctrl_regwen.4098903200 Jul 31 07:04:39 PM PDT 24 Jul 31 07:26:53 PM PDT 24 25619334985 ps
T406 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.1592163324 Jul 31 06:55:06 PM PDT 24 Jul 31 06:58:22 PM PDT 24 10194836285 ps
T407 /workspace/coverage/default/0.sram_ctrl_executable.3701195216 Jul 31 06:53:02 PM PDT 24 Jul 31 07:00:36 PM PDT 24 23034225408 ps
T408 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.520136916 Jul 31 07:02:18 PM PDT 24 Jul 31 07:08:38 PM PDT 24 6630371617 ps
T409 /workspace/coverage/default/4.sram_ctrl_executable.2867824619 Jul 31 06:54:09 PM PDT 24 Jul 31 07:06:07 PM PDT 24 42743314875 ps
T410 /workspace/coverage/default/17.sram_ctrl_partial_access_b2b.3311058226 Jul 31 06:57:59 PM PDT 24 Jul 31 07:02:02 PM PDT 24 10469087131 ps
T411 /workspace/coverage/default/21.sram_ctrl_stress_all.1765029861 Jul 31 06:58:52 PM PDT 24 Jul 31 08:59:05 PM PDT 24 190287435477 ps
T412 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.868190928 Jul 31 06:57:51 PM PDT 24 Jul 31 07:01:13 PM PDT 24 11090290451 ps
T413 /workspace/coverage/default/7.sram_ctrl_bijection.118226011 Jul 31 06:54:43 PM PDT 24 Jul 31 07:34:47 PM PDT 24 132690641359 ps
T414 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.3819782058 Jul 31 06:58:27 PM PDT 24 Jul 31 07:01:14 PM PDT 24 12882585377 ps
T415 /workspace/coverage/default/12.sram_ctrl_regwen.3910039929 Jul 31 06:57:46 PM PDT 24 Jul 31 07:01:49 PM PDT 24 5752092254 ps
T416 /workspace/coverage/default/3.sram_ctrl_regwen.2864101094 Jul 31 06:53:55 PM PDT 24 Jul 31 06:55:37 PM PDT 24 634895073 ps
T417 /workspace/coverage/default/1.sram_ctrl_mem_walk.459041121 Jul 31 06:53:19 PM PDT 24 Jul 31 06:58:41 PM PDT 24 154110719481 ps
T418 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.3846881075 Jul 31 06:58:43 PM PDT 24 Jul 31 06:59:16 PM PDT 24 9067118126 ps
T419 /workspace/coverage/default/22.sram_ctrl_smoke.2538410210 Jul 31 06:58:53 PM PDT 24 Jul 31 07:00:03 PM PDT 24 2550234320 ps
T420 /workspace/coverage/default/37.sram_ctrl_mem_walk.1211580206 Jul 31 07:03:00 PM PDT 24 Jul 31 07:05:45 PM PDT 24 14135014706 ps
T421 /workspace/coverage/default/41.sram_ctrl_lc_escalation.1271301221 Jul 31 07:04:05 PM PDT 24 Jul 31 07:05:42 PM PDT 24 17939567360 ps
T422 /workspace/coverage/default/31.sram_ctrl_stress_all.1146063269 Jul 31 07:01:14 PM PDT 24 Jul 31 07:04:36 PM PDT 24 97502891056 ps
T423 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.1760384592 Jul 31 06:54:49 PM PDT 24 Jul 31 06:57:18 PM PDT 24 9153252562 ps
T424 /workspace/coverage/default/42.sram_ctrl_partial_access.2678678136 Jul 31 07:04:19 PM PDT 24 Jul 31 07:04:35 PM PDT 24 4586245412 ps
T425 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.1544461621 Jul 31 06:59:54 PM PDT 24 Jul 31 07:01:13 PM PDT 24 4950230366 ps
T426 /workspace/coverage/default/21.sram_ctrl_lc_escalation.648156974 Jul 31 06:58:49 PM PDT 24 Jul 31 06:59:53 PM PDT 24 37094864429 ps
T427 /workspace/coverage/default/10.sram_ctrl_mem_walk.3954737880 Jul 31 06:57:08 PM PDT 24 Jul 31 06:59:46 PM PDT 24 2715044144 ps
T428 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.2737087255 Jul 31 07:06:16 PM PDT 24 Jul 31 07:17:39 PM PDT 24 23292981750 ps
T429 /workspace/coverage/default/15.sram_ctrl_mem_walk.3841061035 Jul 31 06:57:56 PM PDT 24 Jul 31 07:00:30 PM PDT 24 28787857538 ps
T430 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.1033160805 Jul 31 06:53:31 PM PDT 24 Jul 31 06:57:41 PM PDT 24 12888160629 ps
T431 /workspace/coverage/default/16.sram_ctrl_stress_all.878121824 Jul 31 06:57:58 PM PDT 24 Jul 31 07:28:50 PM PDT 24 36670045349 ps
T432 /workspace/coverage/default/12.sram_ctrl_executable.819251454 Jul 31 06:57:46 PM PDT 24 Jul 31 07:14:19 PM PDT 24 14642059776 ps
T433 /workspace/coverage/default/14.sram_ctrl_smoke.3663493345 Jul 31 06:57:50 PM PDT 24 Jul 31 06:58:02 PM PDT 24 7363571682 ps
T434 /workspace/coverage/default/41.sram_ctrl_regwen.2439794248 Jul 31 07:04:06 PM PDT 24 Jul 31 07:15:39 PM PDT 24 39069249018 ps
T435 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.3202493139 Jul 31 06:54:43 PM PDT 24 Jul 31 06:59:08 PM PDT 24 8222217661 ps
T436 /workspace/coverage/default/8.sram_ctrl_bijection.1076446385 Jul 31 06:54:58 PM PDT 24 Jul 31 07:36:13 PM PDT 24 221102301948 ps
T437 /workspace/coverage/default/24.sram_ctrl_max_throughput.828502306 Jul 31 06:59:25 PM PDT 24 Jul 31 06:59:33 PM PDT 24 3719772589 ps
T438 /workspace/coverage/default/24.sram_ctrl_bijection.3286078607 Jul 31 06:59:25 PM PDT 24 Jul 31 07:23:10 PM PDT 24 249868287343 ps
T439 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.2986235614 Jul 31 07:02:54 PM PDT 24 Jul 31 07:05:25 PM PDT 24 9121793295 ps
T440 /workspace/coverage/default/44.sram_ctrl_lc_escalation.2222224658 Jul 31 07:04:57 PM PDT 24 Jul 31 07:05:45 PM PDT 24 14377343350 ps
T441 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.2552849490 Jul 31 06:55:20 PM PDT 24 Jul 31 06:59:13 PM PDT 24 10877553478 ps
T442 /workspace/coverage/default/25.sram_ctrl_executable.1735547485 Jul 31 06:59:44 PM PDT 24 Jul 31 07:22:10 PM PDT 24 44974027550 ps
T443 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.2967535300 Jul 31 06:54:37 PM PDT 24 Jul 31 06:57:05 PM PDT 24 2838914374 ps
T444 /workspace/coverage/default/27.sram_ctrl_partial_access.1417629633 Jul 31 07:00:00 PM PDT 24 Jul 31 07:00:13 PM PDT 24 4635774291 ps
T445 /workspace/coverage/default/37.sram_ctrl_stress_all.234440199 Jul 31 07:03:07 PM PDT 24 Jul 31 08:10:35 PM PDT 24 220019166639 ps
T446 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.3503734407 Jul 31 07:03:49 PM PDT 24 Jul 31 07:08:04 PM PDT 24 9704043562 ps
T447 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.3970902029 Jul 31 06:57:56 PM PDT 24 Jul 31 07:28:49 PM PDT 24 52887802575 ps
T448 /workspace/coverage/default/28.sram_ctrl_smoke.838244398 Jul 31 07:00:12 PM PDT 24 Jul 31 07:00:27 PM PDT 24 3199396635 ps
T449 /workspace/coverage/default/16.sram_ctrl_regwen.30252035 Jul 31 06:57:54 PM PDT 24 Jul 31 07:24:41 PM PDT 24 31379724892 ps
T450 /workspace/coverage/default/22.sram_ctrl_executable.324415120 Jul 31 06:58:58 PM PDT 24 Jul 31 07:09:13 PM PDT 24 45470675244 ps
T451 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.3302331601 Jul 31 06:57:40 PM PDT 24 Jul 31 06:59:42 PM PDT 24 1658287973 ps
T452 /workspace/coverage/default/4.sram_ctrl_partial_access.3416628589 Jul 31 06:54:13 PM PDT 24 Jul 31 06:54:20 PM PDT 24 3337727490 ps
T453 /workspace/coverage/default/28.sram_ctrl_bijection.1047615243 Jul 31 07:00:22 PM PDT 24 Jul 31 07:11:25 PM PDT 24 9611304154 ps
T454 /workspace/coverage/default/17.sram_ctrl_max_throughput.1286381136 Jul 31 06:57:57 PM PDT 24 Jul 31 07:00:28 PM PDT 24 3475051210 ps
T455 /workspace/coverage/default/1.sram_ctrl_bijection.2248267393 Jul 31 06:53:07 PM PDT 24 Jul 31 07:02:37 PM PDT 24 69449678259 ps
T456 /workspace/coverage/default/29.sram_ctrl_smoke.1428691978 Jul 31 07:00:33 PM PDT 24 Jul 31 07:00:54 PM PDT 24 3517349635 ps
T457 /workspace/coverage/default/44.sram_ctrl_regwen.3519083886 Jul 31 07:04:57 PM PDT 24 Jul 31 07:18:44 PM PDT 24 16151150475 ps
T458 /workspace/coverage/default/11.sram_ctrl_lc_escalation.1434712841 Jul 31 06:57:40 PM PDT 24 Jul 31 06:58:27 PM PDT 24 7565761586 ps
T459 /workspace/coverage/default/7.sram_ctrl_alert_test.2958893058 Jul 31 06:54:56 PM PDT 24 Jul 31 06:54:57 PM PDT 24 93245861 ps
T460 /workspace/coverage/default/14.sram_ctrl_lc_escalation.690515125 Jul 31 06:57:49 PM PDT 24 Jul 31 06:58:52 PM PDT 24 42702789053 ps
T461 /workspace/coverage/default/3.sram_ctrl_multiple_keys.646118479 Jul 31 06:53:43 PM PDT 24 Jul 31 07:07:31 PM PDT 24 34074787593 ps
T462 /workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.95172607 Jul 31 07:02:16 PM PDT 24 Jul 31 07:02:39 PM PDT 24 1006709062 ps
T463 /workspace/coverage/default/13.sram_ctrl_access_during_key_req.2399750021 Jul 31 06:57:50 PM PDT 24 Jul 31 07:17:39 PM PDT 24 19096124253 ps
T464 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.1496614689 Jul 31 06:57:09 PM PDT 24 Jul 31 06:57:28 PM PDT 24 1235950668 ps
T465 /workspace/coverage/default/7.sram_ctrl_lc_escalation.1504177408 Jul 31 06:54:49 PM PDT 24 Jul 31 06:55:33 PM PDT 24 28774228994 ps
T466 /workspace/coverage/default/19.sram_ctrl_ram_cfg.3693353675 Jul 31 06:58:27 PM PDT 24 Jul 31 06:58:31 PM PDT 24 1401499020 ps
T467 /workspace/coverage/default/46.sram_ctrl_mem_partial_access.3201878068 Jul 31 07:05:26 PM PDT 24 Jul 31 07:08:00 PM PDT 24 20775812802 ps
T468 /workspace/coverage/default/21.sram_ctrl_smoke.3396624681 Jul 31 06:58:50 PM PDT 24 Jul 31 06:58:57 PM PDT 24 733089747 ps
T469 /workspace/coverage/default/43.sram_ctrl_mem_partial_access.2539496814 Jul 31 07:04:38 PM PDT 24 Jul 31 07:06:46 PM PDT 24 6912047388 ps
T470 /workspace/coverage/default/23.sram_ctrl_alert_test.3697228039 Jul 31 06:59:18 PM PDT 24 Jul 31 06:59:19 PM PDT 24 113102015 ps
T20 /workspace/coverage/default/4.sram_ctrl_sec_cm.1389217492 Jul 31 06:54:16 PM PDT 24 Jul 31 06:54:20 PM PDT 24 529772783 ps
T471 /workspace/coverage/default/12.sram_ctrl_ram_cfg.2519475027 Jul 31 06:57:46 PM PDT 24 Jul 31 06:57:49 PM PDT 24 1343919248 ps
T472 /workspace/coverage/default/30.sram_ctrl_lc_escalation.1970085616 Jul 31 07:00:54 PM PDT 24 Jul 31 07:01:55 PM PDT 24 32006260207 ps
T473 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.3525739944 Jul 31 06:57:47 PM PDT 24 Jul 31 07:01:41 PM PDT 24 9230362430 ps
T474 /workspace/coverage/default/4.sram_ctrl_alert_test.202259445 Jul 31 06:54:13 PM PDT 24 Jul 31 06:54:14 PM PDT 24 125087153 ps
T475 /workspace/coverage/default/35.sram_ctrl_lc_escalation.375586716 Jul 31 07:02:24 PM PDT 24 Jul 31 07:02:39 PM PDT 24 3956907431 ps
T476 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.1820617065 Jul 31 06:59:39 PM PDT 24 Jul 31 06:59:56 PM PDT 24 2592215483 ps
T477 /workspace/coverage/default/31.sram_ctrl_smoke.1109521593 Jul 31 07:01:03 PM PDT 24 Jul 31 07:01:36 PM PDT 24 5545954073 ps
T478 /workspace/coverage/default/14.sram_ctrl_stress_all.313368727 Jul 31 06:57:53 PM PDT 24 Jul 31 08:46:43 PM PDT 24 1004187113227 ps
T479 /workspace/coverage/default/38.sram_ctrl_ram_cfg.3232932630 Jul 31 07:03:18 PM PDT 24 Jul 31 07:03:21 PM PDT 24 3350456579 ps
T480 /workspace/coverage/default/22.sram_ctrl_regwen.4220562548 Jul 31 06:59:01 PM PDT 24 Jul 31 07:14:18 PM PDT 24 3138050645 ps
T481 /workspace/coverage/default/10.sram_ctrl_smoke.2838987808 Jul 31 06:57:08 PM PDT 24 Jul 31 06:57:14 PM PDT 24 355834680 ps
T482 /workspace/coverage/default/32.sram_ctrl_access_during_key_req.4228557736 Jul 31 07:01:25 PM PDT 24 Jul 31 07:18:13 PM PDT 24 21730541836 ps
T483 /workspace/coverage/default/46.sram_ctrl_ram_cfg.3200336101 Jul 31 07:05:25 PM PDT 24 Jul 31 07:05:28 PM PDT 24 687684917 ps
T484 /workspace/coverage/default/1.sram_ctrl_regwen.3408270393 Jul 31 06:53:19 PM PDT 24 Jul 31 06:55:20 PM PDT 24 26794371260 ps
T485 /workspace/coverage/default/28.sram_ctrl_executable.4148044660 Jul 31 07:00:43 PM PDT 24 Jul 31 07:11:00 PM PDT 24 34647462068 ps
T486 /workspace/coverage/default/11.sram_ctrl_multiple_keys.3429772065 Jul 31 06:57:10 PM PDT 24 Jul 31 07:03:33 PM PDT 24 6010754606 ps
T487 /workspace/coverage/default/30.sram_ctrl_bijection.983748155 Jul 31 07:00:48 PM PDT 24 Jul 31 07:35:17 PM PDT 24 66357580724 ps
T488 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.3496586367 Jul 31 07:05:59 PM PDT 24 Jul 31 07:07:17 PM PDT 24 7749458006 ps
T489 /workspace/coverage/default/24.sram_ctrl_smoke.2785145701 Jul 31 06:59:25 PM PDT 24 Jul 31 06:59:41 PM PDT 24 395307203 ps
T490 /workspace/coverage/default/33.sram_ctrl_ram_cfg.1677962407 Jul 31 07:02:18 PM PDT 24 Jul 31 07:02:22 PM PDT 24 741438130 ps
T491 /workspace/coverage/default/20.sram_ctrl_alert_test.1136065965 Jul 31 06:58:48 PM PDT 24 Jul 31 06:58:49 PM PDT 24 23367152 ps
T492 /workspace/coverage/default/24.sram_ctrl_regwen.79383368 Jul 31 06:59:26 PM PDT 24 Jul 31 07:13:33 PM PDT 24 153442873346 ps
T493 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.1024102941 Jul 31 06:55:07 PM PDT 24 Jul 31 07:00:28 PM PDT 24 25172322246 ps
T494 /workspace/coverage/default/39.sram_ctrl_max_throughput.2735729233 Jul 31 07:03:37 PM PDT 24 Jul 31 07:04:29 PM PDT 24 1682526977 ps
T495 /workspace/coverage/default/6.sram_ctrl_smoke.3057175111 Jul 31 06:54:32 PM PDT 24 Jul 31 06:56:24 PM PDT 24 4989696306 ps
T496 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.1282213549 Jul 31 07:02:20 PM PDT 24 Jul 31 07:08:18 PM PDT 24 11889978036 ps
T497 /workspace/coverage/default/16.sram_ctrl_smoke.3863342397 Jul 31 06:57:56 PM PDT 24 Jul 31 06:58:02 PM PDT 24 1413683379 ps
T498 /workspace/coverage/default/10.sram_ctrl_multiple_keys.3739571929 Jul 31 06:57:07 PM PDT 24 Jul 31 07:12:49 PM PDT 24 24933969067 ps
T499 /workspace/coverage/default/11.sram_ctrl_partial_access.1773668315 Jul 31 06:57:41 PM PDT 24 Jul 31 06:57:48 PM PDT 24 1198123174 ps
T500 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.1867865900 Jul 31 07:01:44 PM PDT 24 Jul 31 07:02:13 PM PDT 24 4482943721 ps
T501 /workspace/coverage/default/25.sram_ctrl_ram_cfg.8089263 Jul 31 06:59:45 PM PDT 24 Jul 31 06:59:49 PM PDT 24 370762202 ps
T502 /workspace/coverage/default/15.sram_ctrl_bijection.3190280795 Jul 31 06:57:53 PM PDT 24 Jul 31 07:40:22 PM PDT 24 158087109007 ps
T503 /workspace/coverage/default/10.sram_ctrl_executable.1421447903 Jul 31 06:57:08 PM PDT 24 Jul 31 07:18:44 PM PDT 24 44060038558 ps
T504 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.2301423664 Jul 31 06:54:03 PM PDT 24 Jul 31 06:57:37 PM PDT 24 3605687345 ps
T29 /workspace/coverage/default/3.sram_ctrl_sec_cm.3550634979 Jul 31 06:54:03 PM PDT 24 Jul 31 06:54:05 PM PDT 24 338199436 ps
T505 /workspace/coverage/default/2.sram_ctrl_ram_cfg.1055114242 Jul 31 06:53:43 PM PDT 24 Jul 31 06:53:46 PM PDT 24 2258484109 ps
T113 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.340189115 Jul 31 06:53:19 PM PDT 24 Jul 31 06:54:32 PM PDT 24 1403775749 ps
T506 /workspace/coverage/default/22.sram_ctrl_access_during_key_req.4020941937 Jul 31 06:59:00 PM PDT 24 Jul 31 07:20:43 PM PDT 24 14315086397 ps
T507 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.3042576787 Jul 31 07:04:57 PM PDT 24 Jul 31 07:13:16 PM PDT 24 31447664530 ps
T508 /workspace/coverage/default/22.sram_ctrl_max_throughput.2019400572 Jul 31 06:59:05 PM PDT 24 Jul 31 06:59:58 PM PDT 24 4850274061 ps
T509 /workspace/coverage/default/30.sram_ctrl_alert_test.1481735009 Jul 31 07:01:02 PM PDT 24 Jul 31 07:01:03 PM PDT 24 23338584 ps
T510 /workspace/coverage/default/22.sram_ctrl_partial_access.539054972 Jul 31 06:58:54 PM PDT 24 Jul 31 06:59:18 PM PDT 24 962113253 ps
T511 /workspace/coverage/default/25.sram_ctrl_mem_partial_access.3827123994 Jul 31 06:59:40 PM PDT 24 Jul 31 07:02:16 PM PDT 24 10631577926 ps
T512 /workspace/coverage/default/20.sram_ctrl_smoke.715672613 Jul 31 06:58:35 PM PDT 24 Jul 31 06:58:49 PM PDT 24 2161526652 ps
T513 /workspace/coverage/default/36.sram_ctrl_multiple_keys.300154184 Jul 31 07:02:35 PM PDT 24 Jul 31 07:17:10 PM PDT 24 17246402007 ps
T514 /workspace/coverage/default/35.sram_ctrl_smoke.3524053655 Jul 31 07:02:16 PM PDT 24 Jul 31 07:04:20 PM PDT 24 2786194679 ps
T515 /workspace/coverage/default/41.sram_ctrl_alert_test.268109454 Jul 31 07:04:13 PM PDT 24 Jul 31 07:04:14 PM PDT 24 26378207 ps
T516 /workspace/coverage/default/26.sram_ctrl_regwen.1188525131 Jul 31 06:59:54 PM PDT 24 Jul 31 07:00:34 PM PDT 24 5453776207 ps
T517 /workspace/coverage/default/7.sram_ctrl_ram_cfg.3524793563 Jul 31 06:54:50 PM PDT 24 Jul 31 06:54:54 PM PDT 24 1342721329 ps
T518 /workspace/coverage/default/12.sram_ctrl_smoke.578286409 Jul 31 06:57:45 PM PDT 24 Jul 31 06:58:01 PM PDT 24 2222863685 ps
T519 /workspace/coverage/default/15.sram_ctrl_partial_access.531814186 Jul 31 06:57:51 PM PDT 24 Jul 31 06:58:15 PM PDT 24 1624680858 ps
T131 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.1003236446 Jul 31 07:04:00 PM PDT 24 Jul 31 07:04:09 PM PDT 24 926223002 ps
T520 /workspace/coverage/default/5.sram_ctrl_alert_test.3240752513 Jul 31 06:54:32 PM PDT 24 Jul 31 06:54:33 PM PDT 24 36768436 ps
T521 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.101166935 Jul 31 07:03:37 PM PDT 24 Jul 31 07:14:06 PM PDT 24 33384375315 ps
T132 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.1396495718 Jul 31 07:01:32 PM PDT 24 Jul 31 07:01:44 PM PDT 24 2208998903 ps
T522 /workspace/coverage/default/23.sram_ctrl_multiple_keys.2131473565 Jul 31 06:59:08 PM PDT 24 Jul 31 07:04:31 PM PDT 24 92907782256 ps
T523 /workspace/coverage/default/3.sram_ctrl_partial_access_b2b.2983366081 Jul 31 06:53:49 PM PDT 24 Jul 31 07:02:54 PM PDT 24 22224539528 ps
T524 /workspace/coverage/default/49.sram_ctrl_max_throughput.217007000 Jul 31 07:06:10 PM PDT 24 Jul 31 07:06:25 PM PDT 24 728946025 ps
T525 /workspace/coverage/default/31.sram_ctrl_max_throughput.776665224 Jul 31 07:01:09 PM PDT 24 Jul 31 07:02:56 PM PDT 24 3029510964 ps
T526 /workspace/coverage/default/10.sram_ctrl_lc_escalation.2616684146 Jul 31 06:57:08 PM PDT 24 Jul 31 06:57:31 PM PDT 24 15323295546 ps
T527 /workspace/coverage/default/31.sram_ctrl_partial_access_b2b.3284662117 Jul 31 07:01:08 PM PDT 24 Jul 31 07:05:47 PM PDT 24 12979604156 ps
T528 /workspace/coverage/default/2.sram_ctrl_lc_escalation.494472934 Jul 31 06:53:37 PM PDT 24 Jul 31 06:54:14 PM PDT 24 41320064511 ps
T529 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.1306695605 Jul 31 07:06:17 PM PDT 24 Jul 31 07:07:39 PM PDT 24 10108215377 ps
T530 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.1785800292 Jul 31 07:03:12 PM PDT 24 Jul 31 07:06:04 PM PDT 24 14980835907 ps
T531 /workspace/coverage/default/24.sram_ctrl_partial_access.244965276 Jul 31 06:59:26 PM PDT 24 Jul 31 06:59:43 PM PDT 24 4173214160 ps
T532 /workspace/coverage/default/36.sram_ctrl_ram_cfg.3713800287 Jul 31 07:02:50 PM PDT 24 Jul 31 07:02:53 PM PDT 24 684075654 ps
T533 /workspace/coverage/default/3.sram_ctrl_max_throughput.1794373055 Jul 31 06:53:48 PM PDT 24 Jul 31 06:55:20 PM PDT 24 3819857804 ps
T534 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.1938257790 Jul 31 07:04:12 PM PDT 24 Jul 31 07:05:04 PM PDT 24 5481986668 ps
T535 /workspace/coverage/default/47.sram_ctrl_executable.1573546688 Jul 31 07:05:41 PM PDT 24 Jul 31 07:19:25 PM PDT 24 194073399320 ps
T536 /workspace/coverage/default/14.sram_ctrl_regwen.2210758819 Jul 31 06:57:50 PM PDT 24 Jul 31 07:17:45 PM PDT 24 86810324681 ps
T537 /workspace/coverage/default/5.sram_ctrl_lc_escalation.4101429359 Jul 31 06:54:29 PM PDT 24 Jul 31 06:54:57 PM PDT 24 16304871497 ps
T538 /workspace/coverage/default/0.sram_ctrl_regwen.3213213233 Jul 31 06:53:04 PM PDT 24 Jul 31 07:06:50 PM PDT 24 6265538627 ps
T539 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.1831724672 Jul 31 06:58:49 PM PDT 24 Jul 31 07:02:18 PM PDT 24 3958782807 ps
T540 /workspace/coverage/default/16.sram_ctrl_stress_pipeline.1293628493 Jul 31 06:57:56 PM PDT 24 Jul 31 07:04:28 PM PDT 24 5844897171 ps
T541 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.1889690388 Jul 31 07:01:09 PM PDT 24 Jul 31 07:16:35 PM PDT 24 74166825117 ps
T542 /workspace/coverage/default/18.sram_ctrl_stress_all.180579397 Jul 31 06:58:27 PM PDT 24 Jul 31 08:53:51 PM PDT 24 139397966640 ps
T543 /workspace/coverage/default/49.sram_ctrl_smoke.4079523178 Jul 31 07:06:05 PM PDT 24 Jul 31 07:06:19 PM PDT 24 8292985121 ps
T544 /workspace/coverage/default/39.sram_ctrl_partial_access.1578230707 Jul 31 07:03:39 PM PDT 24 Jul 31 07:06:15 PM PDT 24 2182607564 ps
T545 /workspace/coverage/default/48.sram_ctrl_smoke.1387459691 Jul 31 07:05:45 PM PDT 24 Jul 31 07:05:51 PM PDT 24 700879447 ps
T546 /workspace/coverage/default/13.sram_ctrl_partial_access.3802434666 Jul 31 06:57:49 PM PDT 24 Jul 31 06:58:08 PM PDT 24 422821050 ps
T547 /workspace/coverage/default/45.sram_ctrl_partial_access.2491976291 Jul 31 07:05:09 PM PDT 24 Jul 31 07:05:40 PM PDT 24 1431205835 ps
T548 /workspace/coverage/default/33.sram_ctrl_regwen.4016993106 Jul 31 07:02:21 PM PDT 24 Jul 31 07:11:29 PM PDT 24 35698555928 ps
T549 /workspace/coverage/default/11.sram_ctrl_access_during_key_req.3581907083 Jul 31 06:57:38 PM PDT 24 Jul 31 07:02:36 PM PDT 24 30241518051 ps
T550 /workspace/coverage/default/6.sram_ctrl_max_throughput.4202645365 Jul 31 06:54:38 PM PDT 24 Jul 31 06:54:45 PM PDT 24 676910940 ps
T551 /workspace/coverage/default/14.sram_ctrl_max_throughput.1397650118 Jul 31 06:57:50 PM PDT 24 Jul 31 06:58:08 PM PDT 24 807809662 ps
T552 /workspace/coverage/default/19.sram_ctrl_regwen.1422863497 Jul 31 06:58:28 PM PDT 24 Jul 31 07:15:41 PM PDT 24 11177752413 ps
T553 /workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.3989031035 Jul 31 07:06:22 PM PDT 24 Jul 31 07:06:33 PM PDT 24 361463460 ps
T554 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.2586844664 Jul 31 06:57:57 PM PDT 24 Jul 31 07:00:43 PM PDT 24 5231123818 ps
T555 /workspace/coverage/default/3.sram_ctrl_alert_test.1307642889 Jul 31 06:54:02 PM PDT 24 Jul 31 06:54:02 PM PDT 24 102596344 ps
T556 /workspace/coverage/default/32.sram_ctrl_stress_all.435086196 Jul 31 07:01:33 PM PDT 24 Jul 31 08:38:37 PM PDT 24 712362758831 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%