Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.59 99.50 96.05 99.72 100.00 97.34 99.13 98.35


Total tests in report: 1087
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
61.80 61.80 90.03 90.03 65.08 65.08 66.18 66.18 23.81 23.81 75.74 75.74 92.90 92.90 18.83 18.83 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_throughput_w_partial_write.3448994480
81.42 19.62 95.22 5.20 79.93 14.85 89.43 23.24 71.43 47.62 84.31 8.58 94.93 2.03 54.66 35.83 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.1361667389
87.93 6.51 97.40 2.18 83.85 3.92 92.49 3.06 80.95 9.52 90.20 5.88 95.65 0.72 74.95 20.29 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_sec_cm.2502115505
91.12 3.19 98.41 1.01 83.85 0.00 93.32 0.83 100.00 19.05 91.67 1.47 95.65 0.00 74.95 0.00 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_walk.1153862915
93.03 1.90 98.74 0.34 87.41 3.56 94.15 0.83 100.00 0.00 93.87 2.21 95.65 0.00 81.35 6.40 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_regwen.2091545806
94.41 1.38 98.91 0.17 89.79 2.38 96.83 2.69 100.00 0.00 95.34 1.47 96.09 0.43 83.91 2.56 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_lc_escalation.3405641170
95.22 0.81 99.16 0.25 89.79 0.00 97.80 0.96 100.00 0.00 95.83 0.49 96.23 0.14 87.75 3.84 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access_b2b.434931579
96.01 0.79 99.16 0.00 90.38 0.59 97.80 0.00 100.00 0.00 95.83 0.00 96.23 0.00 92.69 4.94 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_tl_intg_err.659400536
96.44 0.43 99.41 0.25 91.69 1.31 98.28 0.48 100.00 0.00 96.81 0.98 96.23 0.00 92.69 0.00 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_readback_err.1498438072
96.78 0.33 99.41 0.00 91.69 0.00 98.28 0.00 100.00 0.00 96.81 0.00 97.10 0.87 94.15 1.46 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_partial_access.1417555389
97.02 0.24 99.41 0.00 92.16 0.48 98.28 0.00 100.00 0.00 97.30 0.49 97.83 0.72 94.15 0.00 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.827387503
97.25 0.24 99.41 0.00 92.16 0.00 98.28 0.00 100.00 0.00 97.30 0.00 97.83 0.00 95.80 1.65 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_regwen.256487171
97.45 0.20 99.41 0.00 92.16 0.00 98.35 0.07 100.00 0.00 97.30 0.00 99.13 1.30 95.80 0.00 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_passthru_mem_tl_intg_err.2511589792
97.59 0.14 99.50 0.08 92.16 0.00 99.24 0.90 100.00 0.00 97.30 0.00 99.13 0.00 95.80 0.00 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_ram_cfg.1538656963
97.73 0.14 99.50 0.00 92.52 0.36 99.31 0.07 100.00 0.00 97.30 0.00 99.13 0.00 96.34 0.55 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_lc_escalation.1505633169
97.83 0.10 99.50 0.00 92.52 0.00 99.31 0.00 100.00 0.00 97.30 0.00 99.13 0.00 97.07 0.73 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_tl_intg_err.1044601746
97.91 0.08 99.50 0.00 92.52 0.00 99.66 0.34 100.00 0.00 97.30 0.00 99.13 0.00 97.26 0.18 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_smoke.2861481782
97.97 0.06 99.50 0.00 92.87 0.36 99.72 0.07 100.00 0.00 97.30 0.00 99.13 0.00 97.26 0.00 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_alert_test.321617042
98.02 0.05 99.50 0.00 92.87 0.00 99.72 0.00 100.00 0.00 97.30 0.00 99.13 0.00 97.62 0.37 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_tl_intg_err.1184504479
98.07 0.05 99.50 0.00 92.87 0.00 99.72 0.00 100.00 0.00 97.30 0.00 99.13 0.00 97.99 0.37 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_executable.799198631
98.13 0.05 99.50 0.00 92.99 0.12 99.72 0.00 100.00 0.00 97.55 0.25 99.13 0.00 97.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.3861495111
98.15 0.03 99.50 0.00 92.99 0.00 99.72 0.00 100.00 0.00 97.55 0.00 99.13 0.00 98.17 0.18 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_tl_intg_err.2665699079
98.18 0.03 99.50 0.00 92.99 0.00 99.72 0.00 100.00 0.00 97.55 0.00 99.13 0.00 98.35 0.18 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_readback_err.3245594388

Tests that do not contribute to grading

Name   
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_aliasing.836091657
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.2961454932
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.1865542623
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_mem_rw_with_rand_reset.2592349479
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_rw.4137939884
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.2123542280
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_tl_errors.1374918673
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.1331450675
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.2063650305
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.659146916
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.842147203
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_rw.2810510077
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_passthru_mem_tl_intg_err.134003910
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.1476789261
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_tl_errors.876978403
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_csr_mem_rw_with_rand_reset.3653286277
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_csr_rw.2115661310
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_passthru_mem_tl_intg_err.1791558730
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.1499415698
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_tl_errors.1933400399
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.924921322
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.635542597
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_csr_rw.882169715
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_passthru_mem_tl_intg_err.2099747160
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.2661245362
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_tl_errors.1490563585
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_tl_intg_err.2092550646
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.2869116774
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_csr_rw.2678473777
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_passthru_mem_tl_intg_err.3204949723
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.3975555255
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_tl_errors.2292328038
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.2889674535
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.247186029
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_csr_rw.667396284
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_passthru_mem_tl_intg_err.1153081631
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.1993655233
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_tl_errors.337237194
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.244017211
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.2836463942
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_csr_rw.3737013329
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_passthru_mem_tl_intg_err.2637250070
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.3419446262
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_tl_errors.2984540253
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.1360082288
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.2107805313
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_csr_rw.2796323907
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.1237633944
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_tl_errors.4206599845
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_csr_mem_rw_with_rand_reset.2080906914
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_csr_rw.1304969308
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_passthru_mem_tl_intg_err.3342957503
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.1564942598
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_tl_errors.413595119
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_tl_intg_err.4016344051
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_csr_mem_rw_with_rand_reset.3685289565
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_csr_rw.995512285
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_passthru_mem_tl_intg_err.726864060
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.3434106000
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_tl_errors.2445339761
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_tl_intg_err.747368862
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.1475865326
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_csr_rw.1915056303
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_passthru_mem_tl_intg_err.4263592003
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.2962373478
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_tl_errors.3067949848
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.404451169
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.840901588
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_csr_rw.689413330
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_passthru_mem_tl_intg_err.3880980809
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.2692051617
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_tl_errors.194593880
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_tl_intg_err.1606318666
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.104476305
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_bit_bash.1389670259
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.1305269003
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.365914161
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_rw.3911990236
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_passthru_mem_tl_intg_err.4234261120
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.4010304823
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_tl_errors.2605418533
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.651124039
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.641208550
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.4034343920
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.223956141
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.67025025
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_rw.118584943
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_passthru_mem_tl_intg_err.3762700450
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.391025810
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_tl_errors.1513893595
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_tl_intg_err.3602028509
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.9980571
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.13888841
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.4115024377
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.2397851702
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_rw.452996714
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_passthru_mem_tl_intg_err.952369187
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.1044105089
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_tl_errors.1742135138
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.3077079653
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.668412007
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_csr_rw.889589958
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_passthru_mem_tl_intg_err.3042202731
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.3428775581
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_tl_errors.2830847512
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_tl_intg_err.24836298
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.2821060713
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_csr_rw.2099822190
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_passthru_mem_tl_intg_err.2762646929
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.2453718063
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_tl_errors.3748867212
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_tl_intg_err.2322490821
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.4029273947
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_csr_rw.1079716013
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_passthru_mem_tl_intg_err.2295590901
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.3135549438
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_tl_errors.610688867
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.2483163805
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.4063152795
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_csr_rw.4117180211
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_passthru_mem_tl_intg_err.1759993927
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.3110334329
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_tl_errors.3426535761
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_tl_intg_err.261630246
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.355655831
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_csr_rw.1553761558
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_passthru_mem_tl_intg_err.3950659351
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.2890371806
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_tl_errors.2802879910
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_access_during_key_req.4273833542
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_bijection.3942654210
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_executable.3924187944
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_max_throughput.1312818615
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_partial_access.3310690073
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_multiple_keys.2628665667
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access.72699600
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access_b2b.2000720886
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_regwen.2448275495
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_all.979879404
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.1973959156
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_pipeline.1798689018
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_throughput_w_partial_write.3572044983
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_access_during_key_req.2272149152
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_alert_test.451514124
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_bijection.537643836
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_executable.3650789259
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_lc_escalation.4197766465
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_max_throughput.916845219
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_walk.810769562
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_multiple_keys.2739042285
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access.453232048
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access_b2b.1560635525
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_ram_cfg.3649104118
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_readback_err.2892747008
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_sec_cm.229923185
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_smoke.1092857064
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_all.256432024
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_pipeline.2710219864
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_access_during_key_req.1882002138
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_alert_test.2039018475
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_bijection.297022596
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_lc_escalation.1128043223
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_max_throughput.3180598845
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_partial_access.1333876349
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_walk.3603379850
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_multiple_keys.2372566796
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access.3135453630
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access_b2b.1057754392
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_ram_cfg.1486625608
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_readback_err.4080939148
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_regwen.538966028
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_smoke.3731226366
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_all.1171646937
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.3109139883
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_pipeline.183512292
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_throughput_w_partial_write.3240339000
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_access_during_key_req.97562367
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_alert_test.305335578
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_bijection.254198986
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_executable.1924497362
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_lc_escalation.1093356367
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_max_throughput.1557003854
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_partial_access.2244959373
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_walk.2114457673
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_multiple_keys.3859602188
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access.1939644207
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access_b2b.2675795103
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_ram_cfg.3717559311
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_readback_err.1422869152
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_regwen.2893068682
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_smoke.261256091
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_all.2497739033
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2598242975
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_pipeline.1730431161
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_throughput_w_partial_write.2731605979
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_access_during_key_req.3897321684
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_alert_test.970569604
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_bijection.2696343428
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_executable.1395387054
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_lc_escalation.3763461367
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_max_throughput.3001618018
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_partial_access.2227666209
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_walk.2077919312
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_multiple_keys.690719523
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access.3452622049
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access_b2b.2943751409
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_ram_cfg.1888860726
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_readback_err.3186223221
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_regwen.3744394923
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_smoke.4095242779
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_all.3844363426
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.2687336662
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_pipeline.276371954
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_throughput_w_partial_write.1235298767
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_access_during_key_req.2764217705
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_alert_test.3655797422
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_bijection.4244484273
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_executable.3891565255
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_lc_escalation.982244383
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_max_throughput.1840482246
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_partial_access.1443117174
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_walk.3753523759
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_multiple_keys.1890088256
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access.753669581
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access_b2b.963669344
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_ram_cfg.4139167861
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_readback_err.3422650629
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_regwen.743991445
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_smoke.2311991507
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_all.1683346126
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.2319811356
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_pipeline.2293678014
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_throughput_w_partial_write.1483833467
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_access_during_key_req.3176118
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_alert_test.2412838245
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_bijection.2231103550
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_executable.2457445785
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_lc_escalation.2708302638
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_max_throughput.1213888719
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_mem_partial_access.3992722111
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_mem_walk.3716453246
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_multiple_keys.2794368907
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_partial_access.2317481764
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_partial_access_b2b.1373398414
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_ram_cfg.2267056906
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_readback_err.709900932
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_regwen.1435365220
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_smoke.37134525
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_all.915814370
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.3805112570
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_pipeline.2907511707
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_throughput_w_partial_write.714016193
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_access_during_key_req.3732639389
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_alert_test.2425339971
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_bijection.2501087778
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_executable.1756904944
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_lc_escalation.4101209863
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_max_throughput.3038097803
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_mem_partial_access.1699535648
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_mem_walk.1041984961
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_multiple_keys.1716747601
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_partial_access.3701517819
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_partial_access_b2b.2878772684
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_ram_cfg.1820763559
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_readback_err.3239332595
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_regwen.4088682886
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_smoke.1049214503
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_stress_all.581480705
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_stress_pipeline.1374106415
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_throughput_w_partial_write.3025020803
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_access_during_key_req.1879026727
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_alert_test.2019111663
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_bijection.803393823
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_executable.238202005
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_lc_escalation.1465260777
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_max_throughput.1544085477
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_mem_partial_access.4037371553
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_mem_walk.2957947173
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_multiple_keys.596397774
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_partial_access.4038017334
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_partial_access_b2b.1384014583
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_ram_cfg.2825234183
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_readback_err.3360971734
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_regwen.2602548870
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_smoke.3338407781
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_stress_all.1393853268
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.2281851211
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_stress_pipeline.2486408938
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_throughput_w_partial_write.1374066304
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_access_during_key_req.3659333025
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_alert_test.2983679266
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_bijection.2844894490
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_executable.1070877205
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_lc_escalation.362752210
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_max_throughput.2808489708
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_mem_partial_access.3615314606
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_mem_walk.1656150993
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_multiple_keys.162949478
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_partial_access.2570823356
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_partial_access_b2b.1130660057
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_ram_cfg.572106830
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_readback_err.55446763
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_regwen.2923869392
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_smoke.546433855
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_stress_all.2620527986
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.3646504445
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_stress_pipeline.2434140434
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_throughput_w_partial_write.1728916153
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_access_during_key_req.1896216678
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_alert_test.2577058374
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_bijection.1923011395
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_executable.3158899267
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_lc_escalation.3223444841
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_max_throughput.3358499514
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_mem_partial_access.2915986130
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_mem_walk.3745273950
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_multiple_keys.2030890193
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_partial_access.2076030817
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_partial_access_b2b.1419748961
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_ram_cfg.3147748278
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_readback_err.4168071061
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_regwen.1293119982
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_smoke.996877586
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_stress_all.3572628944
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.2230960249
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_stress_pipeline.13970294
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_throughput_w_partial_write.4107608422
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_access_during_key_req.2374103082
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_alert_test.3925809680
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_bijection.2797403403
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_executable.2617714740
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_lc_escalation.197250013
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_max_throughput.2805640298
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_mem_partial_access.2541097178
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_mem_walk.3482287370
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_multiple_keys.2217994422
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_partial_access.3636307115
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_partial_access_b2b.601882737
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_ram_cfg.3048645283
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_readback_err.3825891132
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_regwen.1879384233
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_smoke.2272109502
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_stress_all.2482715876
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.3612195859
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_stress_pipeline.280823883
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_throughput_w_partial_write.1833394761
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_access_during_key_req.2691481227
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_alert_test.542944982
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_bijection.3262003571
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_executable.2861654129
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_lc_escalation.3009565664
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_max_throughput.656388728
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_partial_access.460670562
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_walk.2852727064
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_multiple_keys.4020525566
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access.1337858291
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access_b2b.1466993666
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_ram_cfg.1983919530
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_sec_cm.4252954138
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_smoke.3234882286
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all.705013219
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.3528466019
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_pipeline.3447369449
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_throughput_w_partial_write.2102769046
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_access_during_key_req.500023009
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_alert_test.1228796520
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_bijection.1707890763
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_executable.867643243
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_lc_escalation.3436793762
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_max_throughput.3160625918
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_mem_partial_access.3713641691
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_mem_walk.658786819
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_multiple_keys.757949598
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_partial_access.2849219184
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_partial_access_b2b.3768183456
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_ram_cfg.2700228137
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_readback_err.4072904199
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_regwen.3418030797
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_smoke.2228654557
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_stress_all.3632239399
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.854472833
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_stress_pipeline.2249515176
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_throughput_w_partial_write.3459671256
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_access_during_key_req.2527023754
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_alert_test.843111088
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_bijection.52490914
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_executable.2588426750
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_lc_escalation.1025838029
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_max_throughput.3666488964
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_mem_partial_access.3582089130
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_mem_walk.3973110607
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_multiple_keys.1202668043
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_partial_access.2021416490
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_partial_access_b2b.5076461
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_ram_cfg.65846545
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_readback_err.3234909653
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_regwen.3583888466
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_smoke.550218261
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_stress_all.13055595
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.465078891
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_stress_pipeline.2384979412
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_throughput_w_partial_write.1825253404
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_access_during_key_req.1569970036
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_alert_test.2901559924
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_bijection.3941833198
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_executable.4069359393
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_lc_escalation.214927918
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_max_throughput.3911563308
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_mem_partial_access.4063956070
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_mem_walk.4160413706
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_multiple_keys.2751013394
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_partial_access.1976798811
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_partial_access_b2b.1319143286
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_ram_cfg.3831323510
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_readback_err.572440823
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_regwen.3420033306
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_smoke.3317664432
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_stress_all.1951456215
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.2747144311
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_stress_pipeline.379656316
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_throughput_w_partial_write.1746779543
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_access_during_key_req.221563831
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_alert_test.737625260
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_bijection.581447248
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_executable.4242030943
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_lc_escalation.3802560159
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_max_throughput.29795333
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_mem_partial_access.329044631
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_mem_walk.2388661711
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_multiple_keys.841401108
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_partial_access.2004290417
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_partial_access_b2b.1113799707
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_ram_cfg.2702688189
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_readback_err.332206235
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_regwen.4024808363
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_smoke.3751936376
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_stress_all.3566452178
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.3084277888
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_stress_pipeline.1881231156
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_throughput_w_partial_write.4192944126
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_access_during_key_req.1412733265
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_alert_test.828191268
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_bijection.3203514509
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_executable.1345424553
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_lc_escalation.383607397
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_max_throughput.2236404705
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_mem_partial_access.561335283
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_mem_walk.2227547744
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_multiple_keys.2553029282
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_partial_access.2240637138
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_partial_access_b2b.1067959911
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_ram_cfg.1836372436
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_readback_err.802618509
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_regwen.1875500226
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_smoke.4141026275
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_stress_all.2763026545
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.199346031
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_stress_pipeline.683903451
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_throughput_w_partial_write.70606128
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_access_during_key_req.3516693375
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_alert_test.1501236439
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_bijection.2194720175
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_executable.2892284751
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_lc_escalation.549707202
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_max_throughput.484157370
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_mem_partial_access.4188607967
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_mem_walk.2410201
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_multiple_keys.3048013424
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_partial_access.4138234240
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_partial_access_b2b.1410138126
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_ram_cfg.2153435724
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_readback_err.1594456137
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_regwen.3721595395
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_smoke.562310854
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_stress_all.4003403031
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.3467125077
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_stress_pipeline.3271864382
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_throughput_w_partial_write.2413707555
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_access_during_key_req.4195152915
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_alert_test.208527340
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_bijection.926548817
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_executable.3692917730
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_lc_escalation.1911845704
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_max_throughput.1728841203
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_mem_partial_access.2379883532
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_mem_walk.2772107042
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_multiple_keys.863577961
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_partial_access.2979484502
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_partial_access_b2b.2047742462
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_ram_cfg.3380443313
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_readback_err.1415035589
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_regwen.4236109657
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_smoke.3779024068
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_stress_all.716353778
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.3361530797
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_stress_pipeline.336016524
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_throughput_w_partial_write.507503444
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_access_during_key_req.997777041
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_alert_test.2132898510
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_bijection.1541339453
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_executable.2801847851
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_lc_escalation.588017327
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_max_throughput.557978624
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_mem_partial_access.2650811977
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_mem_walk.2682590336
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_multiple_keys.1135442154
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_partial_access.3909253242
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_partial_access_b2b.495434788
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_ram_cfg.4173945336
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_readback_err.1358171495
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_regwen.4291072738
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_smoke.3459487890
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_stress_all.3216969745
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.4070401688
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_stress_pipeline.3449858929
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_throughput_w_partial_write.1490376387
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_access_during_key_req.2543321392
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_alert_test.224652442
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_bijection.1825896408
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_executable.2882251491
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_lc_escalation.648435803
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_max_throughput.3480097840
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_mem_partial_access.765207038
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_mem_walk.2538444660
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_multiple_keys.2450757624
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_partial_access.3114024104
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_partial_access_b2b.1457523059
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_ram_cfg.2217860151
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_readback_err.2294398051
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_regwen.2162079622
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_smoke.4095938993
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_stress_all.3522483282
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.1282098067
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_stress_pipeline.153414876
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_throughput_w_partial_write.3577500803
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_access_during_key_req.2332452048
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_alert_test.696477514
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_bijection.1848022359
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_executable.1175255836
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_lc_escalation.966231109
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_max_throughput.3074305697
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_mem_partial_access.2279465093
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_mem_walk.2454052635
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_multiple_keys.396882029
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_partial_access.1331809939
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_partial_access_b2b.2311098970
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_ram_cfg.1130176089
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_readback_err.3873108166
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_regwen.2978046241
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_smoke.3910251474
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_stress_all.3648096987
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.2313939393
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_stress_pipeline.4246143790
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_throughput_w_partial_write.2800920064
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_access_during_key_req.2935924921
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_alert_test.1964005652
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_bijection.1976270394
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_executable.3110057160
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_lc_escalation.3528926428
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_max_throughput.4143718523
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_partial_access.2298730476
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_walk.250152588
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_multiple_keys.3409796144
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access.642789153
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access_b2b.3433004350
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_ram_cfg.2859052747
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_readback_err.3289728037
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_regwen.2945940518
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_sec_cm.4061189877
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_smoke.3212896833
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.2932837194
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_pipeline.3636922935
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_throughput_w_partial_write.3781553941
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_access_during_key_req.1930619310
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_alert_test.1555547645
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_bijection.1572383547
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_executable.104933727
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_lc_escalation.2226431003
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_max_throughput.1930605057
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_mem_partial_access.3818704238
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_mem_walk.3891376718
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_multiple_keys.3099722298
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_partial_access.311366861
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_partial_access_b2b.2949060318
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_ram_cfg.3972665413
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_readback_err.963389623
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_regwen.510009150
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_smoke.2648525927
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_stress_all.1083799376
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.3564149760
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_stress_pipeline.73919831
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_throughput_w_partial_write.973811447
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_access_during_key_req.2540598328
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_alert_test.245239961
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_bijection.1394254287
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_executable.2511641981
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_lc_escalation.1618264238
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_max_throughput.1531349564
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_mem_partial_access.3324210727
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_mem_walk.1362750106
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_multiple_keys.3167927156
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_partial_access.1804721909
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_partial_access_b2b.3266115163
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_ram_cfg.482021367
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_readback_err.1898459604
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_regwen.1299057221
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_smoke.1023095779
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_stress_all.2900615253
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.1297009655
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_stress_pipeline.1335625700
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_throughput_w_partial_write.2446201258
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_access_during_key_req.4193610017
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_alert_test.1247820967
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_bijection.468603317
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_executable.2961394461
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_lc_escalation.721916656
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_max_throughput.394026665
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_mem_partial_access.1177381094
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_mem_walk.3993962975
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_multiple_keys.2435843094
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_partial_access.3270419545
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_partial_access_b2b.1580805965
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_ram_cfg.1012173542
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_readback_err.3192937346
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_regwen.1485749913
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_smoke.4034724719
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_stress_all.3810636426
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.1261033017
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_stress_pipeline.2115097248
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_throughput_w_partial_write.428718117
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_access_during_key_req.2325761144
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_alert_test.2247189047
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_bijection.1179048173
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_executable.112158264
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_lc_escalation.642628747
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_max_throughput.2182880611
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_mem_partial_access.2518224624
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_mem_walk.4218659398
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_multiple_keys.1624864292
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_partial_access.658564130
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_partial_access_b2b.1596706084
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_ram_cfg.667669222
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_readback_err.4011353181
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_regwen.2217546530
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_smoke.2449554403
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_stress_all.4107729679
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.1781619004
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_stress_pipeline.3625320273
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_throughput_w_partial_write.3209128676
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_access_during_key_req.1137460930
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_alert_test.3293951479
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_bijection.514290358
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_executable.3073117864
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_lc_escalation.3440962060
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_max_throughput.537707950
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_mem_partial_access.684786568
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_mem_walk.3254630820
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_multiple_keys.2714008941
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_partial_access.3030406395
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_partial_access_b2b.1950228994
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_ram_cfg.2482437088
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_readback_err.3444874776
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_regwen.3213353807
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_smoke.2569092846
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_stress_all.2468355741
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.562771227
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_stress_pipeline.2496086330
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_throughput_w_partial_write.3152235068
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_access_during_key_req.1772985594
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_alert_test.1005010023
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_bijection.2443317189
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_executable.1707429784
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_lc_escalation.1506567246
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_max_throughput.3001737566
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_mem_partial_access.4276254105
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_mem_walk.1717334522
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_multiple_keys.3953040175
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_partial_access.3949707944
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_partial_access_b2b.4255356184
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_ram_cfg.54569349
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_readback_err.864215631
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_regwen.68390338
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_smoke.1147020610
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_stress_all.1842426640
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.2619624716
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_stress_pipeline.2927179250
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_throughput_w_partial_write.1636010909
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_access_during_key_req.515271398
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_alert_test.50997934
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_bijection.2951873154
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_executable.552959543
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_lc_escalation.3441853707
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_max_throughput.1306880377
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_mem_partial_access.3953781502
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_mem_walk.2122227859
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_multiple_keys.651729177
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_partial_access.2767825837
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_partial_access_b2b.2658860235
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_ram_cfg.2093320118
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_readback_err.3695914667
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_regwen.2114039189
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_smoke.1841493477
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_stress_all.1816823173
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.1780345156
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_stress_pipeline.4202005841
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_throughput_w_partial_write.4248713889
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_access_during_key_req.1412182887
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_alert_test.1112081163
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_bijection.2481404058
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_executable.1571691600
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_lc_escalation.1974826776
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_max_throughput.153955701
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_mem_partial_access.4251742336
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_mem_walk.2117168664
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_multiple_keys.3810635213
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_partial_access.3890033024
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_partial_access_b2b.2155249095
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_ram_cfg.1878293106
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_readback_err.10320901
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_regwen.1486918235
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_smoke.3250416186
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_stress_all.2509650249
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.109598569
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_stress_pipeline.1025908229
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_throughput_w_partial_write.3882034483
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_access_during_key_req.2293256863
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_alert_test.3844576923
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_bijection.2378861721
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_executable.135522655
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_lc_escalation.3881580916
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_max_throughput.743847033
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_mem_partial_access.2316704634
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_mem_walk.2447807098
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_multiple_keys.2354003446
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_partial_access.3613315598
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_partial_access_b2b.3169101127
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_ram_cfg.3936175737
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_readback_err.2716209366
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_regwen.1275278396
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_smoke.3704897180
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_stress_all.1894712530
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_stress_pipeline.2822901974
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_throughput_w_partial_write.334492701
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_access_during_key_req.818430649
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_alert_test.484800560
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_bijection.482958067
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_executable.3482705117
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_lc_escalation.2670099459
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_max_throughput.2752119672
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_mem_partial_access.31030769
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_mem_walk.6364312
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_multiple_keys.248407484
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_partial_access.3283953020
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_partial_access_b2b.3957209679
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_ram_cfg.2724873189
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_readback_err.3624982267
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_regwen.3165959391
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_smoke.4024603052
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_stress_all.3317927711
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.3649172168
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_stress_pipeline.2996975616
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_throughput_w_partial_write.2996098997
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_access_during_key_req.682814367
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_alert_test.759663160
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_bijection.2294761660
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_executable.1348885717
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_lc_escalation.4026632313
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_max_throughput.694253763
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_partial_access.1766951297
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_walk.1120377800
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_multiple_keys.3726538684
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access.207605142
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_ram_cfg.1796354550
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_readback_err.350121433
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_regwen.3006326824
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_sec_cm.3500285450
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_smoke.1128873753
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_all.3582905824
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.101099393
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_pipeline.1138310355
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_throughput_w_partial_write.480657342
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_access_during_key_req.1277859721
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_alert_test.1733008817
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_bijection.4057961286
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_executable.1090809091
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_lc_escalation.2800534599
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_max_throughput.2612528300
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_mem_partial_access.2023554765
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_mem_walk.21617027
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_multiple_keys.2246234498
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_partial_access.10433533
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_partial_access_b2b.448811827
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_ram_cfg.1849042226
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_readback_err.1078695070
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_regwen.592132120
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_smoke.3494842098
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_stress_all.2798457383
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.2022175464
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_stress_pipeline.96467414
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_throughput_w_partial_write.1100440510
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_access_during_key_req.81473874
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_alert_test.1794351019
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_bijection.2048589397
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_executable.1881883067
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_lc_escalation.4021365569
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_max_throughput.1652616336
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_mem_partial_access.3572294760
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_mem_walk.2259687451
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_multiple_keys.2966070988
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_partial_access.4244300154
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_partial_access_b2b.2347518518
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_ram_cfg.3415214326
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_readback_err.37667780
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_regwen.3970203915
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_smoke.1619519234
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_stress_all.2402970797
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.3888429549
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_stress_pipeline.1457473710
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_throughput_w_partial_write.3251444277
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_access_during_key_req.613661465
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_alert_test.294067677
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_bijection.1150837903
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_executable.3411662215
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_lc_escalation.1248907036
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_max_throughput.860139593
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_mem_partial_access.3523289349
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_mem_walk.2681778306
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_multiple_keys.3317887375
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_partial_access.2434772779
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_partial_access_b2b.3931315083
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_ram_cfg.1062086936
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_readback_err.1700269403
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_regwen.2384568817
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_smoke.2214146806
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_stress_all.3746106660
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.1705316163
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_stress_pipeline.739431604
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_throughput_w_partial_write.3102240399
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_access_during_key_req.1434171825
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_alert_test.1421529785
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_bijection.3951609581
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_executable.2251285530
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_lc_escalation.521669408
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_max_throughput.1226006041
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_mem_partial_access.2848936342
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_mem_walk.4278457062
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_multiple_keys.2026766912
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_partial_access.1269786793
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_partial_access_b2b.1361379989
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_ram_cfg.2157414543
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_readback_err.3826759093
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_regwen.1916827928
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_smoke.70741530
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_stress_all.200453617
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.3394335638
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_stress_pipeline.2536537786
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_throughput_w_partial_write.3146631777
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_access_during_key_req.370557404
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_alert_test.2008288848
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_bijection.1351694530
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_executable.746714027
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_lc_escalation.3069094930
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_max_throughput.714920690
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_mem_partial_access.2708510987
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_mem_walk.2803553446
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_multiple_keys.4154551927
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_partial_access.4077174921
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_partial_access_b2b.3588179595
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_ram_cfg.4280611293
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_readback_err.951097859
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_regwen.2121546438
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_smoke.2843031481
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_stress_all.3898780099
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.3247720015
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_stress_pipeline.454161426
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_throughput_w_partial_write.2070850991
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_access_during_key_req.2540691015
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_alert_test.2588221653
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_bijection.505392684
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_executable.3197537797
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_lc_escalation.3442654680
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_max_throughput.3900624888
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_mem_partial_access.3573221769
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_mem_walk.2095929912
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_multiple_keys.605206118
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_partial_access.3600888005
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_partial_access_b2b.2059143082
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_ram_cfg.829293053
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_readback_err.2147099011
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_regwen.1425338451
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_smoke.1728983135
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.2376563366
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_stress_pipeline.1382470586
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_throughput_w_partial_write.3792108988
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_access_during_key_req.3215714056
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_alert_test.1616773309
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_bijection.3656543063
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_executable.2533335715
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_lc_escalation.693250665
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_max_throughput.4116482920
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_mem_partial_access.3368893773
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_mem_walk.3140777825
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_multiple_keys.1715819547
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_partial_access.3472171581
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_partial_access_b2b.1775826570
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_ram_cfg.1583810917
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_readback_err.2794389320
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_regwen.3502893308
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_smoke.1361727950
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_stress_all.3564929230
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.3718955280
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_stress_pipeline.1028676572
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_throughput_w_partial_write.375362282
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_access_during_key_req.2807256267
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_alert_test.1464677767
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_bijection.592363440
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_executable.876130013
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_lc_escalation.1828494105
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_max_throughput.1091171660
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_mem_partial_access.2969117900
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_mem_walk.3931815956
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_multiple_keys.3482822976
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_partial_access.3130079072
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_partial_access_b2b.439967010
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_ram_cfg.764964929
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_readback_err.3289746050
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_regwen.1419958122
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_smoke.3065193921
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_stress_all.2227105849
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.2116842207
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_stress_pipeline.1914521323
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_throughput_w_partial_write.3168297210
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_access_during_key_req.3638463669
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_alert_test.3658867385
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_bijection.2120311280
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_executable.1677774094
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_lc_escalation.3064131193
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_max_throughput.2187033015
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_mem_partial_access.3519095765
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_mem_walk.1065544683
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_multiple_keys.3676904519
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_partial_access.1950513200
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_partial_access_b2b.2253266425
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_ram_cfg.135022196
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_readback_err.3426966396
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_regwen.4152257371
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_smoke.2916836100
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_stress_all.3050630871
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.2428612153
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_stress_pipeline.2490712569
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_throughput_w_partial_write.2879845238
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_access_during_key_req.3629926101
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_alert_test.2898903868
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_bijection.1190140007
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_executable.790225078
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_lc_escalation.1047797403
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_max_throughput.811300874
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_mem_partial_access.3947925558
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_mem_walk.3033923728
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_multiple_keys.4125187525
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_partial_access.1671448149
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_partial_access_b2b.3105743821
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_ram_cfg.227173700
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_readback_err.212700536
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_regwen.1762896229
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_smoke.843202032
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_stress_all.2349896909
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.1398279412
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_stress_pipeline.1938233719
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_throughput_w_partial_write.3873715454
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_access_during_key_req.2461974394
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_alert_test.3492382655
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_bijection.684103968
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_executable.2767360152
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_max_throughput.3572064110
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_partial_access.1497274529
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_walk.1655538812
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_multiple_keys.1839047604
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access.247467664
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access_b2b.591861509
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_ram_cfg.672187507
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_readback_err.2718406938
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_regwen.2956516992
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_smoke.2537683534
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_all.3331751021
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.266182616
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_pipeline.862551318
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_throughput_w_partial_write.3416576137
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_access_during_key_req.2561324424
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_alert_test.3611036482
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_bijection.589320784
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_executable.2905119110
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_lc_escalation.1320563217
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_max_throughput.86458888
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_partial_access.322838943
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_walk.273625659
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_multiple_keys.651422457
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access.3276117518
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access_b2b.3870715648
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_ram_cfg.91951599
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_readback_err.2642151413
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_regwen.720251823
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_smoke.2529407613
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_all.449528689
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.3033224457
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_pipeline.3460577598
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_throughput_w_partial_write.940337369
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_access_during_key_req.3771101536
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_alert_test.982570320
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_bijection.1881923859
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_executable.4178684978
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_lc_escalation.1665134338
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_max_throughput.520861422
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_partial_access.640402962
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_walk.4135388703
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_multiple_keys.887280719
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access.1556752812
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access_b2b.2638400438
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_ram_cfg.2577037382
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_readback_err.3821403637
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_regwen.2971429309
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_smoke.2194201813
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_all.3244049841
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.3052853927
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_pipeline.2332473430
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_throughput_w_partial_write.501949469
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_access_during_key_req.129999939
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_alert_test.2958378761
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_bijection.45560075
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_executable.2711543069
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_lc_escalation.1916974593
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_max_throughput.2507217078
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_partial_access.2899992746
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_walk.3474714115
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_multiple_keys.3510733677
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access.4044451927
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access_b2b.4196903743
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_ram_cfg.3230440222
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_readback_err.445302204
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_regwen.2999610391
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_smoke.2886023916
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_all.3217293082
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.829698245
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_pipeline.3310502467
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_throughput_w_partial_write.360844208
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_access_during_key_req.2892049062
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_alert_test.3885385253
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_bijection.1989969845
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_executable.1296112997
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_lc_escalation.2315863853
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_max_throughput.1037142204
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_partial_access.750002823
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_walk.2634660589
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_multiple_keys.4109658632
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access.3586487415
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access_b2b.3025033799
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_ram_cfg.1983330438
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_readback_err.2580865466
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_regwen.2647216631
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_smoke.3539055640
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_all.1504089326
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.3778529664
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_pipeline.2044300509
/workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_throughput_w_partial_write.2802437948



Total test records in report: 1087
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_alert_test.321617042 Oct 12 02:37:16 AM UTC 24 Oct 12 02:37:19 AM UTC 24 36764303 ps
T2 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_sec_cm.2502115505 Oct 12 02:37:15 AM UTC 24 Oct 12 02:37:20 AM UTC 24 403721476 ps
T3 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_ram_cfg.1538656963 Oct 12 02:37:15 AM UTC 24 Oct 12 02:37:20 AM UTC 24 1399035839 ps
T4 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_readback_err.3245594388 Oct 12 02:37:15 AM UTC 24 Oct 12 02:37:23 AM UTC 24 5490266120 ps
T13 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_ram_cfg.3649104118 Oct 12 02:37:20 AM UTC 24 Oct 12 02:37:26 AM UTC 24 777998894 ps
T14 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_alert_test.451514124 Oct 12 02:37:24 AM UTC 24 Oct 12 02:37:26 AM UTC 24 43637094 ps
T5 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_max_throughput.1312818615 Oct 12 02:37:15 AM UTC 24 Oct 12 02:37:26 AM UTC 24 11296963659 ps
T6 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_sec_cm.229923185 Oct 12 02:37:23 AM UTC 24 Oct 12 02:37:27 AM UTC 24 180527278 ps
T7 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_smoke.1092857064 Oct 12 02:37:16 AM UTC 24 Oct 12 02:37:29 AM UTC 24 1852725693 ps
T12 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_throughput_w_partial_write.3448994480 Oct 12 02:37:19 AM UTC 24 Oct 12 02:37:31 AM UTC 24 9802519238 ps
T32 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access.453232048 Oct 12 02:37:16 AM UTC 24 Oct 12 02:37:33 AM UTC 24 818879817 ps
T34 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_ram_cfg.1983919530 Oct 12 02:37:27 AM UTC 24 Oct 12 02:37:34 AM UTC 24 1349503526 ps
T16 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_readback_err.2892747008 Oct 12 02:37:23 AM UTC 24 Oct 12 02:37:34 AM UTC 24 670892832 ps
T15 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_alert_test.542944982 Oct 12 02:37:32 AM UTC 24 Oct 12 02:37:35 AM UTC 24 14812992 ps
T8 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_sec_cm.4252954138 Oct 12 02:37:32 AM UTC 24 Oct 12 02:37:38 AM UTC 24 317824863 ps
T37 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access.72699600 Oct 12 02:37:14 AM UTC 24 Oct 12 02:37:39 AM UTC 24 1485467416 ps
T23 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_smoke.2861481782 Oct 12 02:37:13 AM UTC 24 Oct 12 02:37:41 AM UTC 24 940220031 ps
T38 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_smoke.3234882286 Oct 12 02:37:24 AM UTC 24 Oct 12 02:37:42 AM UTC 24 4938492108 ps
T17 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_readback_err.1498438072 Oct 12 02:37:30 AM UTC 24 Oct 12 02:37:42 AM UTC 24 711101115 ps
T31 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_max_throughput.916845219 Oct 12 02:37:18 AM UTC 24 Oct 12 02:37:46 AM UTC 24 755181147 ps
T33 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_max_throughput.656388728 Oct 12 02:37:27 AM UTC 24 Oct 12 02:37:46 AM UTC 24 2521175605 ps
T9 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_lc_escalation.3405641170 Oct 12 02:37:15 AM UTC 24 Oct 12 02:37:48 AM UTC 24 5053677619 ps
T155 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_ram_cfg.2859052747 Oct 12 02:37:43 AM UTC 24 Oct 12 02:37:50 AM UTC 24 344509696 ps
T24 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.1973959156 Oct 12 02:37:15 AM UTC 24 Oct 12 02:37:50 AM UTC 24 4786493372 ps
T73 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_alert_test.1964005652 Oct 12 02:37:51 AM UTC 24 Oct 12 02:37:53 AM UTC 24 22322624 ps
T25 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.3528466019 Oct 12 02:37:31 AM UTC 24 Oct 12 02:37:53 AM UTC 24 2417682682 ps
T35 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_sec_cm.4061189877 Oct 12 02:37:50 AM UTC 24 Oct 12 02:37:56 AM UTC 24 356763308 ps
T26 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.1361667389 Oct 12 02:37:23 AM UTC 24 Oct 12 02:37:59 AM UTC 24 7738780578 ps
T21 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_readback_err.3289728037 Oct 12 02:37:47 AM UTC 24 Oct 12 02:38:01 AM UTC 24 2995455910 ps
T41 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_smoke.3212896833 Oct 12 02:37:33 AM UTC 24 Oct 12 02:38:06 AM UTC 24 2737062071 ps
T60 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_smoke.1128873753 Oct 12 02:37:51 AM UTC 24 Oct 12 02:38:06 AM UTC 24 549184954 ps
T61 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access.642789153 Oct 12 02:37:35 AM UTC 24 Oct 12 02:38:20 AM UTC 24 2051475811 ps
T62 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_throughput_w_partial_write.3572044983 Oct 12 02:37:15 AM UTC 24 Oct 12 02:38:22 AM UTC 24 794610985 ps
T63 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_throughput_w_partial_write.480657342 Oct 12 02:38:02 AM UTC 24 Oct 12 02:38:24 AM UTC 24 11266755131 ps
T10 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_lc_escalation.4197766465 Oct 12 02:37:19 AM UTC 24 Oct 12 02:38:24 AM UTC 24 18591627239 ps
T64 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_ram_cfg.1796354550 Oct 12 02:38:20 AM UTC 24 Oct 12 02:38:27 AM UTC 24 1345463555 ps
T65 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access.1337858291 Oct 12 02:37:26 AM UTC 24 Oct 12 02:38:34 AM UTC 24 3872550326 ps
T39 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_readback_err.350121433 Oct 12 02:38:25 AM UTC 24 Oct 12 02:38:34 AM UTC 24 676944737 ps
T85 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access.207605142 Oct 12 02:37:57 AM UTC 24 Oct 12 02:38:38 AM UTC 24 5649813464 ps
T36 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_sec_cm.3500285450 Oct 12 02:38:35 AM UTC 24 Oct 12 02:38:39 AM UTC 24 182894241 ps
T156 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_alert_test.759663160 Oct 12 02:38:39 AM UTC 24 Oct 12 02:38:41 AM UTC 24 15645381 ps
T68 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_max_throughput.4143718523 Oct 12 02:37:36 AM UTC 24 Oct 12 02:38:51 AM UTC 24 3144686560 ps
T11 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_lc_escalation.3009565664 Oct 12 02:37:27 AM UTC 24 Oct 12 02:38:59 AM UTC 24 63170077223 ps
T22 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_lc_escalation.4026632313 Oct 12 02:38:03 AM UTC 24 Oct 12 02:39:04 AM UTC 24 15317366137 ps
T157 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_smoke.2537683534 Oct 12 02:38:40 AM UTC 24 Oct 12 02:39:05 AM UTC 24 974935818 ps
T151 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_throughput_w_partial_write.3781553941 Oct 12 02:37:37 AM UTC 24 Oct 12 02:39:09 AM UTC 24 3206306557 ps
T51 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_partial_access.2298730476 Oct 12 02:37:47 AM UTC 24 Oct 12 02:39:12 AM UTC 24 8172938289 ps
T74 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_lc_escalation.3528926428 Oct 12 02:37:40 AM UTC 24 Oct 12 02:39:19 AM UTC 24 21238430420 ps
T86 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_throughput_w_partial_write.2102769046 Oct 12 02:37:27 AM UTC 24 Oct 12 02:39:21 AM UTC 24 827823239 ps
T87 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_throughput_w_partial_write.3416576137 Oct 12 02:39:10 AM UTC 24 Oct 12 02:39:23 AM UTC 24 685901574 ps
T52 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_partial_access.460670562 Oct 12 02:37:29 AM UTC 24 Oct 12 02:39:36 AM UTC 24 32783344363 ps
T88 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_ram_cfg.672187507 Oct 12 02:39:36 AM UTC 24 Oct 12 02:39:44 AM UTC 24 1348640741 ps
T89 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_walk.250152588 Oct 12 02:37:43 AM UTC 24 Oct 12 02:39:47 AM UTC 24 2039040269 ps
T42 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.2932837194 Oct 12 02:37:48 AM UTC 24 Oct 12 02:39:47 AM UTC 24 2557922740 ps
T90 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_walk.810769562 Oct 12 02:37:21 AM UTC 24 Oct 12 02:39:57 AM UTC 24 9394051199 ps
T54 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_readback_err.2718406938 Oct 12 02:39:49 AM UTC 24 Oct 12 02:40:01 AM UTC 24 664901678 ps
T69 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_partial_access.1417555389 Oct 12 02:37:21 AM UTC 24 Oct 12 02:40:03 AM UTC 24 4537681904 ps
T158 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_max_throughput.694253763 Oct 12 02:38:00 AM UTC 24 Oct 12 02:40:05 AM UTC 24 3182450967 ps
T159 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_alert_test.3492382655 Oct 12 02:40:04 AM UTC 24 Oct 12 02:40:06 AM UTC 24 41413170 ps
T160 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access.247467664 Oct 12 02:39:00 AM UTC 24 Oct 12 02:40:09 AM UTC 24 498569270 ps
T27 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.101099393 Oct 12 02:38:28 AM UTC 24 Oct 12 02:40:09 AM UTC 24 3993583149 ps
T161 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_max_throughput.3572064110 Oct 12 02:39:06 AM UTC 24 Oct 12 02:40:18 AM UTC 24 763404615 ps
T53 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_partial_access.3310690073 Oct 12 02:37:15 AM UTC 24 Oct 12 02:40:29 AM UTC 24 9818003783 ps
T70 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access_b2b.434931579 Oct 12 02:37:57 AM UTC 24 Oct 12 02:40:31 AM UTC 24 24219927984 ps
T58 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_walk.2852727064 Oct 12 02:37:29 AM UTC 24 Oct 12 02:40:35 AM UTC 24 13830461339 ps
T162 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access.3276117518 Oct 12 02:40:18 AM UTC 24 Oct 12 02:40:48 AM UTC 24 1225670757 ps
T94 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_partial_access.1766951297 Oct 12 02:38:25 AM UTC 24 Oct 12 02:40:48 AM UTC 24 1596491792 ps
T107 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_pipeline.3636922935 Oct 12 02:37:35 AM UTC 24 Oct 12 02:40:56 AM UTC 24 3194856984 ps
T108 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_pipeline.3447369449 Oct 12 02:37:25 AM UTC 24 Oct 12 02:41:02 AM UTC 24 3714066900 ps
T163 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_throughput_w_partial_write.940337369 Oct 12 02:40:36 AM UTC 24 Oct 12 02:41:06 AM UTC 24 14120367030 ps
T124 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_lc_escalation.1320563217 Oct 12 02:40:49 AM UTC 24 Oct 12 02:41:09 AM UTC 24 6980367156 ps
T164 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_ram_cfg.91951599 Oct 12 02:41:06 AM UTC 24 Oct 12 02:41:12 AM UTC 24 363719983 ps
T59 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_partial_access.1497274529 Oct 12 02:39:48 AM UTC 24 Oct 12 02:41:22 AM UTC 24 10915717574 ps
T165 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_readback_err.2642151413 Oct 12 02:41:22 AM UTC 24 Oct 12 02:41:33 AM UTC 24 2646750521 ps
T166 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_smoke.2529407613 Oct 12 02:40:06 AM UTC 24 Oct 12 02:41:40 AM UTC 24 1162893737 ps
T167 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_max_throughput.86458888 Oct 12 02:40:33 AM UTC 24 Oct 12 02:41:46 AM UTC 24 758252163 ps
T168 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_alert_test.3611036482 Oct 12 02:41:47 AM UTC 24 Oct 12 02:41:49 AM UTC 24 15407668 ps
T169 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_multiple_keys.651422457 Oct 12 02:40:07 AM UTC 24 Oct 12 02:41:56 AM UTC 24 6136458093 ps
T170 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_smoke.2194201813 Oct 12 02:41:50 AM UTC 24 Oct 12 02:42:03 AM UTC 24 452365726 ps
T109 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_pipeline.1798689018 Oct 12 02:37:14 AM UTC 24 Oct 12 02:42:04 AM UTC 24 7308412253 ps
T28 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.3033224457 Oct 12 02:41:33 AM UTC 24 Oct 12 02:42:08 AM UTC 24 2477423146 ps
T110 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access_b2b.1560635525 Oct 12 02:37:18 AM UTC 24 Oct 12 02:42:17 AM UTC 24 10613550092 ps
T125 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_lc_escalation.1505633169 Oct 12 02:39:13 AM UTC 24 Oct 12 02:42:23 AM UTC 24 17936618762 ps
T111 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_pipeline.1138310355 Oct 12 02:37:54 AM UTC 24 Oct 12 02:42:24 AM UTC 24 3647246327 ps
T171 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_multiple_keys.2739042285 Oct 12 02:37:16 AM UTC 24 Oct 12 02:42:27 AM UTC 24 6717358112 ps
T43 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.266182616 Oct 12 02:39:58 AM UTC 24 Oct 12 02:42:31 AM UTC 24 2308500587 ps
T172 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_max_throughput.520861422 Oct 12 02:42:24 AM UTC 24 Oct 12 02:42:35 AM UTC 24 2819710116 ps
T173 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_lc_escalation.1665134338 Oct 12 02:42:27 AM UTC 24 Oct 12 02:42:39 AM UTC 24 1592538789 ps
T29 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_executable.2861654129 Oct 12 02:37:27 AM UTC 24 Oct 12 02:42:49 AM UTC 24 2453726423 ps
T66 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_partial_access.322838943 Oct 12 02:41:12 AM UTC 24 Oct 12 02:42:49 AM UTC 24 8653760597 ps
T174 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_ram_cfg.2577037382 Oct 12 02:42:50 AM UTC 24 Oct 12 02:42:55 AM UTC 24 4176397910 ps
T175 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_throughput_w_partial_write.501949469 Oct 12 02:42:25 AM UTC 24 Oct 12 02:43:03 AM UTC 24 3038005632 ps
T176 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_readback_err.3821403637 Oct 12 02:43:04 AM UTC 24 Oct 12 02:43:16 AM UTC 24 1380194578 ps
T30 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_regwen.2945940518 Oct 12 02:37:42 AM UTC 24 Oct 12 02:43:22 AM UTC 24 6779885961 ps
T177 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access.1556752812 Oct 12 02:42:09 AM UTC 24 Oct 12 02:43:32 AM UTC 24 551343578 ps
T178 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_alert_test.982570320 Oct 12 02:43:33 AM UTC 24 Oct 12 02:43:35 AM UTC 24 14997473 ps
T44 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_access_during_key_req.2461974394 Oct 12 02:39:20 AM UTC 24 Oct 12 02:43:50 AM UTC 24 4863591863 ps
T179 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_pipeline.2710219864 Oct 12 02:37:16 AM UTC 24 Oct 12 02:43:54 AM UTC 24 5374828559 ps
T71 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.3052853927 Oct 12 02:43:16 AM UTC 24 Oct 12 02:44:03 AM UTC 24 4030730526 ps
T49 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_walk.273625659 Oct 12 02:41:10 AM UTC 24 Oct 12 02:44:21 AM UTC 24 41342732729 ps
T50 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_walk.1153862915 Oct 12 02:37:15 AM UTC 24 Oct 12 02:44:24 AM UTC 24 89836749104 ps
T180 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_pipeline.862551318 Oct 12 02:38:52 AM UTC 24 Oct 12 02:44:25 AM UTC 24 15113515955 ps
T181 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_smoke.2886023916 Oct 12 02:43:37 AM UTC 24 Oct 12 02:44:33 AM UTC 24 5831179403 ps
T182 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access.4044451927 Oct 12 02:44:23 AM UTC 24 Oct 12 02:44:44 AM UTC 24 529491714 ps
T183 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_throughput_w_partial_write.360844208 Oct 12 02:44:34 AM UTC 24 Oct 12 02:44:57 AM UTC 24 1430496934 ps
T184 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access_b2b.1466993666 Oct 12 02:37:27 AM UTC 24 Oct 12 02:45:04 AM UTC 24 7417709708 ps
T185 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_max_throughput.2507217078 Oct 12 02:44:26 AM UTC 24 Oct 12 02:45:27 AM UTC 24 1525152858 ps
T186 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_walk.1120377800 Oct 12 02:38:23 AM UTC 24 Oct 12 02:45:32 AM UTC 24 13825265084 ps
T187 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_ram_cfg.3230440222 Oct 12 02:45:28 AM UTC 24 Oct 12 02:45:35 AM UTC 24 422703569 ps
T150 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access_b2b.591861509 Oct 12 02:39:05 AM UTC 24 Oct 12 02:45:39 AM UTC 24 65434962487 ps
T95 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_partial_access.640402962 Oct 12 02:42:56 AM UTC 24 Oct 12 02:45:41 AM UTC 24 4483160012 ps
T188 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_readback_err.445302204 Oct 12 02:45:40 AM UTC 24 Oct 12 02:45:52 AM UTC 24 1346587586 ps
T189 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_alert_test.2958378761 Oct 12 02:45:53 AM UTC 24 Oct 12 02:45:55 AM UTC 24 20327803 ps
T72 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.829698245 Oct 12 02:45:41 AM UTC 24 Oct 12 02:46:02 AM UTC 24 494207263 ps
T126 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_lc_escalation.1916974593 Oct 12 02:44:46 AM UTC 24 Oct 12 02:46:20 AM UTC 24 13271749776 ps
T18 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_regwen.2448275495 Oct 12 02:37:15 AM UTC 24 Oct 12 02:46:24 AM UTC 24 5139598291 ps
T190 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access_b2b.2000720886 Oct 12 02:37:15 AM UTC 24 Oct 12 02:46:27 AM UTC 24 8216138086 ps
T191 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access_b2b.3433004350 Oct 12 02:37:36 AM UTC 24 Oct 12 02:46:37 AM UTC 24 16286950917 ps
T192 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_walk.1655538812 Oct 12 02:39:46 AM UTC 24 Oct 12 02:46:39 AM UTC 24 138030142934 ps
T45 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_access_during_key_req.2272149152 Oct 12 02:37:19 AM UTC 24 Oct 12 02:46:50 AM UTC 24 54074916287 ps
T193 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_multiple_keys.4020525566 Oct 12 02:37:24 AM UTC 24 Oct 12 02:46:55 AM UTC 24 102148993056 ps
T194 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_pipeline.3460577598 Oct 12 02:40:10 AM UTC 24 Oct 12 02:46:55 AM UTC 24 13842387556 ps
T195 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access.3586487415 Oct 12 02:46:29 AM UTC 24 Oct 12 02:46:58 AM UTC 24 1308916703 ps
T46 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_access_during_key_req.4273833542 Oct 12 02:37:15 AM UTC 24 Oct 12 02:46:59 AM UTC 24 12787897612 ps
T47 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_executable.3110057160 Oct 12 02:37:42 AM UTC 24 Oct 12 02:47:12 AM UTC 24 12560370262 ps
T196 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_ram_cfg.1983330438 Oct 12 02:47:13 AM UTC 24 Oct 12 02:47:20 AM UTC 24 351198571 ps
T197 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_access_during_key_req.682814367 Oct 12 02:38:06 AM UTC 24 Oct 12 02:47:29 AM UTC 24 33872617985 ps
T198 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_smoke.3539055640 Oct 12 02:45:56 AM UTC 24 Oct 12 02:47:35 AM UTC 24 4976244204 ps
T19 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_regwen.2091545806 Oct 12 02:37:20 AM UTC 24 Oct 12 02:47:36 AM UTC 24 4180939872 ps
T154 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_readback_err.2580865466 Oct 12 02:47:36 AM UTC 24 Oct 12 02:47:48 AM UTC 24 2648716112 ps
T199 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_lc_escalation.2315863853 Oct 12 02:46:56 AM UTC 24 Oct 12 02:47:58 AM UTC 24 17594395739 ps
T200 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_multiple_keys.887280719 Oct 12 02:41:57 AM UTC 24 Oct 12 02:47:58 AM UTC 24 12667829715 ps
T201 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_alert_test.3885385253 Oct 12 02:47:59 AM UTC 24 Oct 12 02:48:01 AM UTC 24 16920747 ps
T202 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_pipeline.2332473430 Oct 12 02:42:05 AM UTC 24 Oct 12 02:48:20 AM UTC 24 35393567891 ps
T48 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_executable.3650789259 Oct 12 02:37:20 AM UTC 24 Oct 12 02:50:49 AM UTC 24 13338421163 ps
T20 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_regwen.2956516992 Oct 12 02:39:24 AM UTC 24 Oct 12 02:48:23 AM UTC 24 19106156621 ps
T203 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_partial_access.2899992746 Oct 12 02:45:36 AM UTC 24 Oct 12 02:48:24 AM UTC 24 41039281257 ps
T204 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_access_during_key_req.2561324424 Oct 12 02:40:49 AM UTC 24 Oct 12 02:48:28 AM UTC 24 9143512720 ps
T205 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_throughput_w_partial_write.2802437948 Oct 12 02:46:51 AM UTC 24 Oct 12 02:48:29 AM UTC 24 3061178517 ps
T206 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_smoke.3731226366 Oct 12 02:48:00 AM UTC 24 Oct 12 02:48:29 AM UTC 24 15152608458 ps
T207 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_max_throughput.1037142204 Oct 12 02:46:40 AM UTC 24 Oct 12 02:48:32 AM UTC 24 802141992 ps
T208 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_access_during_key_req.2892049062 Oct 12 02:46:56 AM UTC 24 Oct 12 02:48:43 AM UTC 24 7982464252 ps
T209 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_walk.4135388703 Oct 12 02:42:50 AM UTC 24 Oct 12 02:48:44 AM UTC 24 114855705739 ps
T210 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access.3135453630 Oct 12 02:48:25 AM UTC 24 Oct 12 02:48:54 AM UTC 24 5272532707 ps
T211 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_max_throughput.3180598845 Oct 12 02:48:30 AM UTC 24 Oct 12 02:48:54 AM UTC 24 730807099 ps
T212 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_walk.3474714115 Oct 12 02:45:32 AM UTC 24 Oct 12 02:48:56 AM UTC 24 14097070549 ps
T213 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access_b2b.3870715648 Oct 12 02:40:30 AM UTC 24 Oct 12 02:49:00 AM UTC 24 18318444315 ps
T214 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_ram_cfg.1486625608 Oct 12 02:48:55 AM UTC 24 Oct 12 02:49:01 AM UTC 24 3036423352 ps
T215 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_readback_err.4080939148 Oct 12 02:49:01 AM UTC 24 Oct 12 02:49:11 AM UTC 24 693865226 ps
T216 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_multiple_keys.4109658632 Oct 12 02:46:03 AM UTC 24 Oct 12 02:49:15 AM UTC 24 11279563227 ps
T67 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.3778529664 Oct 12 02:47:37 AM UTC 24 Oct 12 02:49:34 AM UTC 24 9337350662 ps
T217 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_alert_test.2039018475 Oct 12 02:49:35 AM UTC 24 Oct 12 02:49:37 AM UTC 24 63987141 ps
T218 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.3109139883 Oct 12 02:49:12 AM UTC 24 Oct 12 02:49:39 AM UTC 24 1599409356 ps
T219 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_lc_escalation.1128043223 Oct 12 02:48:33 AM UTC 24 Oct 12 02:49:49 AM UTC 24 10561743356 ps
T220 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_partial_access.750002823 Oct 12 02:47:30 AM UTC 24 Oct 12 02:50:01 AM UTC 24 10208880474 ps
T221 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_throughput_w_partial_write.3240339000 Oct 12 02:48:31 AM UTC 24 Oct 12 02:50:05 AM UTC 24 899203734 ps
T222 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_partial_access.1333876349 Oct 12 02:49:00 AM UTC 24 Oct 12 02:50:26 AM UTC 24 2751903821 ps
T223 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access.1939644207 Oct 12 02:50:06 AM UTC 24 Oct 12 02:50:52 AM UTC 24 1932331548 ps
T224 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_pipeline.3310502467 Oct 12 02:44:04 AM UTC 24 Oct 12 02:50:53 AM UTC 24 4758940766 ps
T225 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_smoke.261256091 Oct 12 02:49:38 AM UTC 24 Oct 12 02:51:13 AM UTC 24 1403584364 ps
T226 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_max_throughput.1557003854 Oct 12 02:50:51 AM UTC 24 Oct 12 02:51:14 AM UTC 24 800714643 ps
T227 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_throughput_w_partial_write.2731605979 Oct 12 02:50:53 AM UTC 24 Oct 12 02:51:21 AM UTC 24 740430959 ps
T228 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_executable.1924497362 Oct 12 02:51:15 AM UTC 24 Oct 12 02:51:42 AM UTC 24 462905602 ps
T229 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access_b2b.2638400438 Oct 12 02:42:18 AM UTC 24 Oct 12 02:51:50 AM UTC 24 19283462008 ps
T230 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_ram_cfg.3717559311 Oct 12 02:51:43 AM UTC 24 Oct 12 02:51:50 AM UTC 24 1260876531 ps
T141 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_regwen.256487171 Oct 12 02:37:27 AM UTC 24 Oct 12 02:52:16 AM UTC 24 15677486671 ps
T231 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_access_during_key_req.2691481227 Oct 12 02:37:27 AM UTC 24 Oct 12 02:52:16 AM UTC 24 13754806135 ps
T40 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_readback_err.1422869152 Oct 12 02:52:17 AM UTC 24 Oct 12 02:52:26 AM UTC 24 2639771885 ps
T232 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_walk.3603379850 Oct 12 02:48:56 AM UTC 24 Oct 12 02:52:40 AM UTC 24 28836470928 ps
T233 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_alert_test.305335578 Oct 12 02:52:41 AM UTC 24 Oct 12 02:52:43 AM UTC 24 21976051 ps
T234 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_lc_escalation.1093356367 Oct 12 02:50:54 AM UTC 24 Oct 12 02:52:44 AM UTC 24 45196707900 ps
T235 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_pipeline.2044300509 Oct 12 02:46:24 AM UTC 24 Oct 12 02:52:55 AM UTC 24 5131477083 ps
T142 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_regwen.2999610391 Oct 12 02:45:04 AM UTC 24 Oct 12 02:53:13 AM UTC 24 8295294473 ps
T236 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_partial_access.2244959373 Oct 12 02:51:50 AM UTC 24 Oct 12 02:53:13 AM UTC 24 8630464834 ps
T116 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2598242975 Oct 12 02:52:18 AM UTC 24 Oct 12 02:53:18 AM UTC 24 1483747800 ps
T237 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access.3452622049 Oct 12 02:53:14 AM UTC 24 Oct 12 02:53:35 AM UTC 24 4270319841 ps
T238 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access_b2b.3025033799 Oct 12 02:46:38 AM UTC 24 Oct 12 02:53:47 AM UTC 24 21885891633 ps
T239 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_multiple_keys.3726538684 Oct 12 02:37:52 AM UTC 24 Oct 12 02:53:56 AM UTC 24 19863083675 ps
T240 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_pipeline.1730431161 Oct 12 02:50:02 AM UTC 24 Oct 12 02:53:59 AM UTC 24 6648153986 ps
T146 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_executable.3924187944 Oct 12 02:37:15 AM UTC 24 Oct 12 02:54:01 AM UTC 24 7060635180 ps
T241 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_multiple_keys.1839047604 Oct 12 02:38:42 AM UTC 24 Oct 12 02:54:02 AM UTC 24 39561507472 ps
T242 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_throughput_w_partial_write.1235298767 Oct 12 02:53:48 AM UTC 24 Oct 12 02:54:07 AM UTC 24 732975053 ps
T243 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_pipeline.183512292 Oct 12 02:48:24 AM UTC 24 Oct 12 02:54:11 AM UTC 24 44827537015 ps
T244 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_ram_cfg.1888860726 Oct 12 02:54:08 AM UTC 24 Oct 12 02:54:15 AM UTC 24 1300413949 ps
T245 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_walk.2634660589 Oct 12 02:47:21 AM UTC 24 Oct 12 02:54:32 AM UTC 24 55277917989 ps
T147 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_executable.2767360152 Oct 12 02:39:22 AM UTC 24 Oct 12 02:54:45 AM UTC 24 31830883341 ps
T246 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_readback_err.3186223221 Oct 12 02:54:34 AM UTC 24 Oct 12 02:54:46 AM UTC 24 1378105564 ps
T247 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_smoke.4095242779 Oct 12 02:52:44 AM UTC 24 Oct 12 02:54:49 AM UTC 24 3830937503 ps
T248 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_alert_test.970569604 Oct 12 02:54:50 AM UTC 24 Oct 12 02:54:52 AM UTC 24 14078327 ps
T117 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.2687336662 Oct 12 02:54:46 AM UTC 24 Oct 12 02:54:53 AM UTC 24 251019339 ps
T249 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_bijection.1881923859 Oct 12 02:42:04 AM UTC 24 Oct 12 02:55:01 AM UTC 24 405231945596 ps
T250 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_max_throughput.3001618018 Oct 12 02:53:36 AM UTC 24 Oct 12 02:55:18 AM UTC 24 799262629 ps
T251 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_smoke.2311991507 Oct 12 02:54:53 AM UTC 24 Oct 12 02:55:19 AM UTC 24 1974732656 ps
T145 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_regwen.720251823 Oct 12 02:41:03 AM UTC 24 Oct 12 02:55:24 AM UTC 24 9290630292 ps
T252 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_lc_escalation.3763461367 Oct 12 02:53:57 AM UTC 24 Oct 12 02:55:31 AM UTC 24 12587385479 ps
T253 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_access_during_key_req.3897321684 Oct 12 02:54:00 AM UTC 24 Oct 12 02:55:37 AM UTC 24 3995169957 ps
T254 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access.753669581 Oct 12 02:55:19 AM UTC 24 Oct 12 02:55:42 AM UTC 24 9317951076 ps
T255 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_max_throughput.1840482246 Oct 12 02:55:33 AM UTC 24 Oct 12 02:55:57 AM UTC 24 1468550976 ps
T256 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all.705013219 Oct 12 02:37:32 AM UTC 24 Oct 12 02:56:05 AM UTC 24 25713660110 ps
T257 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_access_during_key_req.1882002138 Oct 12 02:48:44 AM UTC 24 Oct 12 02:56:05 AM UTC 24 32557080664 ps
T153 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_executable.2711543069 Oct 12 02:44:58 AM UTC 24 Oct 12 02:56:11 AM UTC 24 15805192866 ps
T258 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access_b2b.2675795103 Oct 12 02:50:26 AM UTC 24 Oct 12 02:56:16 AM UTC 24 10777474769 ps
T259 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_ram_cfg.4139167861 Oct 12 02:56:12 AM UTC 24 Oct 12 02:56:19 AM UTC 24 345776038 ps
T152 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access_b2b.1057754392 Oct 12 02:48:29 AM UTC 24 Oct 12 02:56:21 AM UTC 24 33015284412 ps
T260 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_executable.3891565255 Oct 12 02:56:06 AM UTC 24 Oct 12 02:56:25 AM UTC 24 1050041267 ps
T261 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_throughput_w_partial_write.1483833467 Oct 12 02:55:38 AM UTC 24 Oct 12 02:56:27 AM UTC 24 1540560725 ps
T262 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_readback_err.3422650629 Oct 12 02:56:22 AM UTC 24 Oct 12 02:56:31 AM UTC 24 2881071068 ps
T263 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_alert_test.3655797422 Oct 12 02:56:32 AM UTC 24 Oct 12 02:56:34 AM UTC 24 40870338 ps
T264 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_lc_escalation.982244383 Oct 12 02:55:43 AM UTC 24 Oct 12 02:56:39 AM UTC 24 8081612415 ps
T148 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_executable.1348885717 Oct 12 02:38:07 AM UTC 24 Oct 12 02:56:40 AM UTC 24 9699577478 ps
T265 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.2319811356 Oct 12 02:56:25 AM UTC 24 Oct 12 02:56:40 AM UTC 24 998091846 ps
T266 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_smoke.37134525 Oct 12 02:56:35 AM UTC 24 Oct 12 02:56:51 AM UTC 24 433469861 ps
T267 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access_b2b.4196903743 Oct 12 02:44:26 AM UTC 24 Oct 12 02:57:02 AM UTC 24 268327090539 ps
T268 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_partial_access.2317481764 Oct 12 02:56:51 AM UTC 24 Oct 12 02:57:04 AM UTC 24 744475519 ps
T269 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_partial_access.2227666209 Oct 12 02:54:16 AM UTC 24 Oct 12 02:57:13 AM UTC 24 7839935564 ps
T270 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_multiple_keys.3510733677 Oct 12 02:43:51 AM UTC 24 Oct 12 02:57:18 AM UTC 24 88772537130 ps
T271 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_max_throughput.1213888719 Oct 12 02:57:05 AM UTC 24 Oct 12 02:57:24 AM UTC 24 726270071 ps
T272 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_throughput_w_partial_write.714016193 Oct 12 02:57:14 AM UTC 24 Oct 12 02:57:31 AM UTC 24 6806544796 ps
T273 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_access_during_key_req.2935924921 Oct 12 02:37:41 AM UTC 24 Oct 12 02:57:38 AM UTC 24 16181352029 ps
T274 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_executable.1296112997 Oct 12 02:46:59 AM UTC 24 Oct 12 02:57:44 AM UTC 24 9615990544 ps
T275 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_multiple_keys.690719523 Oct 12 02:52:45 AM UTC 24 Oct 12 02:57:44 AM UTC 24 21728071939 ps
T276 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_partial_access.1443117174 Oct 12 02:56:19 AM UTC 24 Oct 12 02:57:45 AM UTC 24 2836441102 ps
T277 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_lc_escalation.2708302638 Oct 12 02:57:18 AM UTC 24 Oct 12 02:57:45 AM UTC 24 6647659893 ps
T278 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_ram_cfg.2267056906 Oct 12 02:57:45 AM UTC 24 Oct 12 02:57:52 AM UTC 24 404876218 ps
T279 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_readback_err.709900932 Oct 12 02:57:46 AM UTC 24 Oct 12 02:57:57 AM UTC 24 1357983952 ps
T280 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_walk.2077919312 Oct 12 02:54:11 AM UTC 24 Oct 12 02:58:15 AM UTC 24 10798339000 ps
T281 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_alert_test.2412838245 Oct 12 02:58:16 AM UTC 24 Oct 12 02:58:19 AM UTC 24 165110273 ps
T282 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_pipeline.276371954 Oct 12 02:53:13 AM UTC 24 Oct 12 02:58:37 AM UTC 24 18929704624 ps
T283 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_access_during_key_req.129999939 Oct 12 02:44:54 AM UTC 24 Oct 12 02:58:37 AM UTC 24 145335259687 ps
T149 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_regwen.3006326824 Oct 12 02:38:18 AM UTC 24 Oct 12 02:58:50 AM UTC 24 17760997378 ps
T284 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_smoke.1049214503 Oct 12 02:58:19 AM UTC 24 Oct 12 02:58:55 AM UTC 24 1416660744 ps
T285 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.3805112570 Oct 12 02:57:53 AM UTC 24 Oct 12 02:58:58 AM UTC 24 1730018442 ps
T286 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_partial_access.3701517819 Oct 12 02:58:56 AM UTC 24 Oct 12 02:59:11 AM UTC 24 1851259222 ps
T287 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_walk.2114457673 Oct 12 02:51:50 AM UTC 24 Oct 12 02:59:14 AM UTC 24 57549709142 ps
T288 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_multiple_keys.3859602188 Oct 12 02:49:40 AM UTC 24 Oct 12 02:59:33 AM UTC 24 87248855139 ps
T289 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_multiple_keys.1890088256 Oct 12 02:54:54 AM UTC 24 Oct 12 02:59:40 AM UTC 24 7944339769 ps
T143 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_executable.4178684978 Oct 12 02:42:36 AM UTC 24 Oct 12 02:59:43 AM UTC 24 28656046442 ps
T290 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_pipeline.2293678014 Oct 12 02:55:18 AM UTC 24 Oct 12 02:59:48 AM UTC 24 6306758861 ps
T291 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_max_throughput.3038097803 Oct 12 02:59:12 AM UTC 24 Oct 12 03:00:12 AM UTC 24 14592760754 ps
T292 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_ram_cfg.1820763559 Oct 12 03:00:13 AM UTC 24 Oct 12 03:00:18 AM UTC 24 346829056 ps
T293 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_throughput_w_partial_write.3025020803 Oct 12 02:59:15 AM UTC 24 Oct 12 03:00:29 AM UTC 24 765245262 ps
T294 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_walk.3753523759 Oct 12 02:56:17 AM UTC 24 Oct 12 03:00:32 AM UTC 24 41398718268 ps
T295 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access_b2b.963669344 Oct 12 02:55:25 AM UTC 24 Oct 12 03:00:36 AM UTC 24 19703870444 ps
T296 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_readback_err.3239332595 Oct 12 03:00:32 AM UTC 24 Oct 12 03:00:46 AM UTC 24 7343244050 ps
T57 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.827387503 Oct 12 03:00:36 AM UTC 24 Oct 12 03:00:56 AM UTC 24 687400587 ps
T297 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_alert_test.2425339971 Oct 12 03:00:56 AM UTC 24 Oct 12 03:00:58 AM UTC 24 12753737 ps
T298 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_multiple_keys.3409796144 Oct 12 02:37:34 AM UTC 24 Oct 12 03:01:15 AM UTC 24 75225837912 ps
T122 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_regwen.538966028 Oct 12 02:48:55 AM UTC 24 Oct 12 03:01:18 AM UTC 24 27878287536 ps
T299 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_smoke.3338407781 Oct 12 03:01:00 AM UTC 24 Oct 12 03:01:20 AM UTC 24 3407007602 ps
T300 /workspaces/repo/scratch/os_regression_2024_10_11/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access_b2b.2943751409 Oct 12 02:53:20 AM UTC 24 Oct 12 03:01:20 AM UTC 24 36379803757 ps