Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.08 99.81 96.99 100.00 100.00 98.57 99.70 98.52


Total test records in report: 1023
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T539 /workspace/coverage/default/21.sram_ctrl_stress_all.957899847 Apr 28 03:40:38 PM PDT 24 Apr 28 03:50:57 PM PDT 24 5487686310 ps
T540 /workspace/coverage/default/13.sram_ctrl_access_during_key_req.2538695674 Apr 28 03:40:01 PM PDT 24 Apr 28 03:56:18 PM PDT 24 3039504658 ps
T541 /workspace/coverage/default/32.sram_ctrl_partial_access_b2b.3689263097 Apr 28 03:41:18 PM PDT 24 Apr 28 03:47:09 PM PDT 24 4947502783 ps
T542 /workspace/coverage/default/20.sram_ctrl_regwen.873565082 Apr 28 03:40:39 PM PDT 24 Apr 28 03:53:47 PM PDT 24 12377834573 ps
T543 /workspace/coverage/default/33.sram_ctrl_multiple_keys.3991153790 Apr 28 03:41:18 PM PDT 24 Apr 28 04:08:07 PM PDT 24 65779243282 ps
T544 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.3591692871 Apr 28 03:39:29 PM PDT 24 Apr 28 03:43:17 PM PDT 24 2634125496 ps
T545 /workspace/coverage/default/9.sram_ctrl_max_throughput.203909065 Apr 28 03:39:49 PM PDT 24 Apr 28 03:42:06 PM PDT 24 249406200 ps
T546 /workspace/coverage/default/47.sram_ctrl_regwen.626609521 Apr 28 03:42:48 PM PDT 24 Apr 28 04:08:53 PM PDT 24 11654556791 ps
T547 /workspace/coverage/default/42.sram_ctrl_smoke.1124585778 Apr 28 03:42:10 PM PDT 24 Apr 28 03:42:17 PM PDT 24 147680210 ps
T548 /workspace/coverage/default/26.sram_ctrl_alert_test.2484474460 Apr 28 03:40:53 PM PDT 24 Apr 28 03:40:55 PM PDT 24 35430288 ps
T549 /workspace/coverage/default/29.sram_ctrl_smoke.3018251324 Apr 28 03:40:55 PM PDT 24 Apr 28 03:41:00 PM PDT 24 163970922 ps
T550 /workspace/coverage/default/16.sram_ctrl_bijection.3361539058 Apr 28 03:40:08 PM PDT 24 Apr 28 03:40:23 PM PDT 24 240675428 ps
T551 /workspace/coverage/default/0.sram_ctrl_bijection.2689903530 Apr 28 03:39:19 PM PDT 24 Apr 28 03:40:04 PM PDT 24 22618001133 ps
T552 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.2754727529 Apr 28 03:39:59 PM PDT 24 Apr 28 03:40:05 PM PDT 24 179167407 ps
T553 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.366070369 Apr 28 03:40:03 PM PDT 24 Apr 28 03:40:07 PM PDT 24 325698440 ps
T554 /workspace/coverage/default/3.sram_ctrl_alert_test.924080557 Apr 28 03:39:32 PM PDT 24 Apr 28 03:39:33 PM PDT 24 14066953 ps
T555 /workspace/coverage/default/7.sram_ctrl_alert_test.3449076620 Apr 28 03:40:02 PM PDT 24 Apr 28 03:40:03 PM PDT 24 18911561 ps
T556 /workspace/coverage/default/42.sram_ctrl_regwen.3040085561 Apr 28 03:42:16 PM PDT 24 Apr 28 03:45:04 PM PDT 24 854624973 ps
T557 /workspace/coverage/default/43.sram_ctrl_partial_access_b2b.1551631608 Apr 28 03:42:17 PM PDT 24 Apr 28 03:48:11 PM PDT 24 13865039751 ps
T558 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.1175085509 Apr 28 03:43:03 PM PDT 24 Apr 28 04:05:47 PM PDT 24 3754638116 ps
T559 /workspace/coverage/default/27.sram_ctrl_access_during_key_req.3163003598 Apr 28 03:40:53 PM PDT 24 Apr 28 03:56:40 PM PDT 24 10158459293 ps
T560 /workspace/coverage/default/3.sram_ctrl_multiple_keys.70520611 Apr 28 03:39:33 PM PDT 24 Apr 28 03:51:00 PM PDT 24 3468227990 ps
T561 /workspace/coverage/default/9.sram_ctrl_lc_escalation.3313112823 Apr 28 03:39:48 PM PDT 24 Apr 28 03:39:54 PM PDT 24 1680663161 ps
T562 /workspace/coverage/default/13.sram_ctrl_bijection.3039509933 Apr 28 03:39:57 PM PDT 24 Apr 28 03:40:20 PM PDT 24 1054943654 ps
T563 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.2217544619 Apr 28 03:40:35 PM PDT 24 Apr 28 03:40:56 PM PDT 24 299864910 ps
T564 /workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.2390020207 Apr 28 03:40:55 PM PDT 24 Apr 28 03:43:19 PM PDT 24 587889060 ps
T565 /workspace/coverage/default/32.sram_ctrl_lc_escalation.1808763758 Apr 28 03:41:18 PM PDT 24 Apr 28 03:41:23 PM PDT 24 1704367605 ps
T566 /workspace/coverage/default/42.sram_ctrl_partial_access_b2b.2886009554 Apr 28 03:42:12 PM PDT 24 Apr 28 03:50:28 PM PDT 24 19626219081 ps
T567 /workspace/coverage/default/16.sram_ctrl_smoke.1938050923 Apr 28 03:40:12 PM PDT 24 Apr 28 03:40:22 PM PDT 24 1628100745 ps
T568 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.2319929157 Apr 28 03:39:35 PM PDT 24 Apr 28 03:39:39 PM PDT 24 357166546 ps
T569 /workspace/coverage/default/26.sram_ctrl_lc_escalation.1076555776 Apr 28 03:40:48 PM PDT 24 Apr 28 03:40:53 PM PDT 24 390164512 ps
T570 /workspace/coverage/default/15.sram_ctrl_executable.3680304815 Apr 28 03:40:07 PM PDT 24 Apr 28 03:41:32 PM PDT 24 2126138058 ps
T571 /workspace/coverage/default/18.sram_ctrl_partial_access.2699889229 Apr 28 03:40:19 PM PDT 24 Apr 28 03:41:03 PM PDT 24 878371798 ps
T572 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.148705652 Apr 28 03:41:01 PM PDT 24 Apr 28 03:41:04 PM PDT 24 165488564 ps
T573 /workspace/coverage/default/15.sram_ctrl_partial_access.799413360 Apr 28 03:40:08 PM PDT 24 Apr 28 03:40:23 PM PDT 24 264693823 ps
T574 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.3902906155 Apr 28 03:41:37 PM PDT 24 Apr 28 03:42:40 PM PDT 24 2727350705 ps
T575 /workspace/coverage/default/27.sram_ctrl_regwen.4050139473 Apr 28 03:40:52 PM PDT 24 Apr 28 04:02:55 PM PDT 24 12440569744 ps
T576 /workspace/coverage/default/17.sram_ctrl_access_during_key_req.2039411576 Apr 28 03:40:16 PM PDT 24 Apr 28 04:01:14 PM PDT 24 6052363926 ps
T577 /workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.3492093132 Apr 28 03:39:52 PM PDT 24 Apr 28 03:40:03 PM PDT 24 73139440 ps
T578 /workspace/coverage/default/22.sram_ctrl_max_throughput.2651928391 Apr 28 03:40:39 PM PDT 24 Apr 28 03:42:37 PM PDT 24 539293234 ps
T579 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.658710673 Apr 28 03:42:00 PM PDT 24 Apr 28 03:42:02 PM PDT 24 188305453 ps
T580 /workspace/coverage/default/22.sram_ctrl_multiple_keys.535398140 Apr 28 03:40:35 PM PDT 24 Apr 28 03:58:19 PM PDT 24 10801823771 ps
T581 /workspace/coverage/default/12.sram_ctrl_partial_access.967938789 Apr 28 03:39:58 PM PDT 24 Apr 28 03:40:03 PM PDT 24 316265080 ps
T582 /workspace/coverage/default/7.sram_ctrl_bijection.2274720876 Apr 28 03:39:45 PM PDT 24 Apr 28 03:41:02 PM PDT 24 14160597947 ps
T583 /workspace/coverage/default/16.sram_ctrl_partial_access.43305526 Apr 28 03:40:10 PM PDT 24 Apr 28 03:42:35 PM PDT 24 2694193010 ps
T584 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.2811270237 Apr 28 03:40:15 PM PDT 24 Apr 28 03:46:36 PM PDT 24 16512614282 ps
T585 /workspace/coverage/default/19.sram_ctrl_mem_walk.3923988039 Apr 28 03:40:24 PM PDT 24 Apr 28 03:40:29 PM PDT 24 76641163 ps
T586 /workspace/coverage/default/44.sram_ctrl_access_during_key_req.1677085898 Apr 28 03:42:31 PM PDT 24 Apr 28 04:03:12 PM PDT 24 5777274106 ps
T587 /workspace/coverage/default/30.sram_ctrl_mem_partial_access.523280830 Apr 28 03:41:13 PM PDT 24 Apr 28 03:41:16 PM PDT 24 1029383161 ps
T588 /workspace/coverage/default/49.sram_ctrl_ram_cfg.211942418 Apr 28 03:43:01 PM PDT 24 Apr 28 03:43:02 PM PDT 24 39335355 ps
T589 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.1117465946 Apr 28 03:41:02 PM PDT 24 Apr 28 03:55:11 PM PDT 24 4502704651 ps
T590 /workspace/coverage/default/28.sram_ctrl_regwen.1778967095 Apr 28 03:40:56 PM PDT 24 Apr 28 03:49:33 PM PDT 24 11503868176 ps
T591 /workspace/coverage/default/10.sram_ctrl_smoke.4223111502 Apr 28 03:39:52 PM PDT 24 Apr 28 03:39:58 PM PDT 24 656127856 ps
T592 /workspace/coverage/default/3.sram_ctrl_smoke.2168517544 Apr 28 03:39:31 PM PDT 24 Apr 28 03:41:03 PM PDT 24 150739693 ps
T593 /workspace/coverage/default/3.sram_ctrl_bijection.1309354022 Apr 28 03:39:32 PM PDT 24 Apr 28 03:40:10 PM PDT 24 1297053784 ps
T594 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.520159744 Apr 28 03:40:24 PM PDT 24 Apr 28 03:40:29 PM PDT 24 237713686 ps
T595 /workspace/coverage/default/16.sram_ctrl_multiple_keys.1746337455 Apr 28 03:40:06 PM PDT 24 Apr 28 03:46:18 PM PDT 24 45613975422 ps
T596 /workspace/coverage/default/29.sram_ctrl_partial_access.1855528268 Apr 28 03:41:01 PM PDT 24 Apr 28 03:41:04 PM PDT 24 173555984 ps
T597 /workspace/coverage/default/8.sram_ctrl_mem_walk.3242623358 Apr 28 03:39:50 PM PDT 24 Apr 28 03:39:59 PM PDT 24 1618950221 ps
T598 /workspace/coverage/default/49.sram_ctrl_mem_walk.2359497745 Apr 28 03:43:01 PM PDT 24 Apr 28 03:43:10 PM PDT 24 550941057 ps
T599 /workspace/coverage/default/14.sram_ctrl_access_during_key_req.489870411 Apr 28 03:40:10 PM PDT 24 Apr 28 03:52:06 PM PDT 24 2779865144 ps
T600 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.566480932 Apr 28 03:40:55 PM PDT 24 Apr 28 03:40:59 PM PDT 24 164072743 ps
T601 /workspace/coverage/default/37.sram_ctrl_lc_escalation.3022503200 Apr 28 03:41:45 PM PDT 24 Apr 28 03:41:52 PM PDT 24 681988506 ps
T602 /workspace/coverage/default/30.sram_ctrl_regwen.4255844660 Apr 28 03:41:10 PM PDT 24 Apr 28 04:03:27 PM PDT 24 8925690434 ps
T603 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.4121113635 Apr 28 03:40:10 PM PDT 24 Apr 28 03:43:31 PM PDT 24 6967177257 ps
T604 /workspace/coverage/default/25.sram_ctrl_bijection.3113397083 Apr 28 03:40:44 PM PDT 24 Apr 28 03:41:14 PM PDT 24 2681327065 ps
T605 /workspace/coverage/default/46.sram_ctrl_smoke.1979942344 Apr 28 03:42:38 PM PDT 24 Apr 28 03:42:51 PM PDT 24 2141607295 ps
T606 /workspace/coverage/default/14.sram_ctrl_lc_escalation.1535803964 Apr 28 03:40:09 PM PDT 24 Apr 28 03:40:18 PM PDT 24 1280396655 ps
T607 /workspace/coverage/default/21.sram_ctrl_bijection.3679048210 Apr 28 03:40:37 PM PDT 24 Apr 28 03:41:35 PM PDT 24 3867550287 ps
T608 /workspace/coverage/default/26.sram_ctrl_multiple_keys.2432555924 Apr 28 03:40:48 PM PDT 24 Apr 28 03:46:51 PM PDT 24 1737727355 ps
T609 /workspace/coverage/default/49.sram_ctrl_lc_escalation.3429501004 Apr 28 03:43:04 PM PDT 24 Apr 28 03:43:10 PM PDT 24 3861751075 ps
T610 /workspace/coverage/default/30.sram_ctrl_ram_cfg.2244318585 Apr 28 03:41:07 PM PDT 24 Apr 28 03:41:08 PM PDT 24 33477790 ps
T611 /workspace/coverage/default/36.sram_ctrl_bijection.3347332788 Apr 28 03:41:37 PM PDT 24 Apr 28 03:42:44 PM PDT 24 14685148874 ps
T612 /workspace/coverage/default/10.sram_ctrl_alert_test.2839597915 Apr 28 03:40:00 PM PDT 24 Apr 28 03:40:01 PM PDT 24 49986952 ps
T613 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.708595256 Apr 28 03:42:05 PM PDT 24 Apr 28 03:58:56 PM PDT 24 9882230077 ps
T614 /workspace/coverage/default/14.sram_ctrl_mem_walk.560846074 Apr 28 03:40:10 PM PDT 24 Apr 28 03:40:18 PM PDT 24 139161625 ps
T615 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.2150125623 Apr 28 03:40:45 PM PDT 24 Apr 28 03:44:43 PM PDT 24 1400589305 ps
T616 /workspace/coverage/default/12.sram_ctrl_bijection.2968414831 Apr 28 03:39:59 PM PDT 24 Apr 28 03:40:30 PM PDT 24 612326691 ps
T617 /workspace/coverage/default/25.sram_ctrl_max_throughput.2334128979 Apr 28 03:40:44 PM PDT 24 Apr 28 03:42:33 PM PDT 24 449480626 ps
T618 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.4128235984 Apr 28 03:40:48 PM PDT 24 Apr 28 03:41:37 PM PDT 24 204489734 ps
T95 /workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.99377860 Apr 28 03:39:26 PM PDT 24 Apr 28 03:40:47 PM PDT 24 2927998834 ps
T619 /workspace/coverage/default/2.sram_ctrl_mem_walk.2731097591 Apr 28 03:39:25 PM PDT 24 Apr 28 03:39:31 PM PDT 24 281890626 ps
T620 /workspace/coverage/default/37.sram_ctrl_mem_walk.247152766 Apr 28 03:41:48 PM PDT 24 Apr 28 03:41:54 PM PDT 24 445693441 ps
T621 /workspace/coverage/default/21.sram_ctrl_ram_cfg.3522439690 Apr 28 03:40:36 PM PDT 24 Apr 28 03:40:37 PM PDT 24 44247241 ps
T622 /workspace/coverage/default/2.sram_ctrl_ram_cfg.266744773 Apr 28 03:39:25 PM PDT 24 Apr 28 03:39:27 PM PDT 24 156906641 ps
T623 /workspace/coverage/default/18.sram_ctrl_smoke.338371841 Apr 28 03:40:25 PM PDT 24 Apr 28 03:40:30 PM PDT 24 366991268 ps
T624 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.963511277 Apr 28 03:41:31 PM PDT 24 Apr 28 03:44:51 PM PDT 24 2156468719 ps
T625 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.3657955081 Apr 28 03:40:41 PM PDT 24 Apr 28 03:42:49 PM PDT 24 658680253 ps
T626 /workspace/coverage/default/19.sram_ctrl_regwen.3347478719 Apr 28 03:40:26 PM PDT 24 Apr 28 03:55:03 PM PDT 24 8422779738 ps
T96 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.409786029 Apr 28 03:39:31 PM PDT 24 Apr 28 03:42:39 PM PDT 24 1825476094 ps
T627 /workspace/coverage/default/31.sram_ctrl_stress_all.2778276701 Apr 28 03:41:16 PM PDT 24 Apr 28 04:40:15 PM PDT 24 201498985856 ps
T628 /workspace/coverage/default/40.sram_ctrl_smoke.117337572 Apr 28 03:41:58 PM PDT 24 Apr 28 03:42:16 PM PDT 24 317285883 ps
T629 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.3037203650 Apr 28 03:39:25 PM PDT 24 Apr 28 03:39:29 PM PDT 24 151679266 ps
T630 /workspace/coverage/default/7.sram_ctrl_smoke.1571378021 Apr 28 03:39:44 PM PDT 24 Apr 28 03:39:59 PM PDT 24 470960602 ps
T631 /workspace/coverage/default/1.sram_ctrl_max_throughput.443832451 Apr 28 03:39:23 PM PDT 24 Apr 28 03:41:17 PM PDT 24 256617723 ps
T632 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.1511222778 Apr 28 03:43:01 PM PDT 24 Apr 28 03:45:10 PM PDT 24 618191241 ps
T633 /workspace/coverage/default/48.sram_ctrl_regwen.602541109 Apr 28 03:42:56 PM PDT 24 Apr 28 03:55:43 PM PDT 24 42065575141 ps
T634 /workspace/coverage/default/47.sram_ctrl_ram_cfg.3479972719 Apr 28 03:42:50 PM PDT 24 Apr 28 03:42:52 PM PDT 24 118484904 ps
T635 /workspace/coverage/default/39.sram_ctrl_mem_walk.1392014290 Apr 28 03:41:58 PM PDT 24 Apr 28 03:42:03 PM PDT 24 1388648653 ps
T636 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.3322377018 Apr 28 03:42:39 PM PDT 24 Apr 28 03:45:15 PM PDT 24 1603674963 ps
T637 /workspace/coverage/default/31.sram_ctrl_partial_access.28304478 Apr 28 03:41:13 PM PDT 24 Apr 28 03:41:31 PM PDT 24 2096750230 ps
T638 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.2238453056 Apr 28 03:42:11 PM PDT 24 Apr 28 03:49:35 PM PDT 24 7982748068 ps
T639 /workspace/coverage/default/35.sram_ctrl_smoke.1101475017 Apr 28 03:41:32 PM PDT 24 Apr 28 03:41:43 PM PDT 24 354963748 ps
T640 /workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.4239783237 Apr 28 03:39:45 PM PDT 24 Apr 28 03:43:21 PM PDT 24 3594768190 ps
T641 /workspace/coverage/default/27.sram_ctrl_multiple_keys.4272330490 Apr 28 03:40:53 PM PDT 24 Apr 28 03:49:22 PM PDT 24 6732391689 ps
T642 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.2311952887 Apr 28 03:39:27 PM PDT 24 Apr 28 03:53:23 PM PDT 24 15956765951 ps
T643 /workspace/coverage/default/41.sram_ctrl_mem_partial_access.1203747369 Apr 28 03:42:09 PM PDT 24 Apr 28 03:42:13 PM PDT 24 127567039 ps
T644 /workspace/coverage/default/33.sram_ctrl_smoke.3609197039 Apr 28 03:41:18 PM PDT 24 Apr 28 03:41:24 PM PDT 24 119095399 ps
T645 /workspace/coverage/default/35.sram_ctrl_alert_test.366128866 Apr 28 03:41:35 PM PDT 24 Apr 28 03:41:36 PM PDT 24 41800851 ps
T646 /workspace/coverage/default/8.sram_ctrl_access_during_key_req.511518069 Apr 28 03:40:02 PM PDT 24 Apr 28 03:42:29 PM PDT 24 1666446508 ps
T647 /workspace/coverage/default/47.sram_ctrl_stress_pipeline.2844979483 Apr 28 03:42:50 PM PDT 24 Apr 28 03:47:12 PM PDT 24 9274433372 ps
T648 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.932420027 Apr 28 03:40:39 PM PDT 24 Apr 28 03:40:43 PM PDT 24 160006297 ps
T649 /workspace/coverage/default/6.sram_ctrl_multiple_keys.4157430549 Apr 28 03:39:45 PM PDT 24 Apr 28 04:01:36 PM PDT 24 2851607876 ps
T650 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.3837498229 Apr 28 03:41:54 PM PDT 24 Apr 28 03:46:14 PM PDT 24 2702582287 ps
T651 /workspace/coverage/default/22.sram_ctrl_regwen.904055385 Apr 28 03:40:39 PM PDT 24 Apr 28 04:02:54 PM PDT 24 5394527168 ps
T652 /workspace/coverage/default/28.sram_ctrl_max_throughput.1231157737 Apr 28 03:40:55 PM PDT 24 Apr 28 03:41:09 PM PDT 24 123843325 ps
T653 /workspace/coverage/default/47.sram_ctrl_smoke.597904544 Apr 28 03:42:47 PM PDT 24 Apr 28 03:45:34 PM PDT 24 659239480 ps
T654 /workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.1339819518 Apr 28 03:40:14 PM PDT 24 Apr 28 03:42:47 PM PDT 24 935076742 ps
T655 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.635261827 Apr 28 03:40:08 PM PDT 24 Apr 28 03:40:33 PM PDT 24 98027528 ps
T656 /workspace/coverage/default/28.sram_ctrl_smoke.4155685960 Apr 28 03:40:58 PM PDT 24 Apr 28 03:41:15 PM PDT 24 256169957 ps
T657 /workspace/coverage/default/28.sram_ctrl_alert_test.991938228 Apr 28 03:40:56 PM PDT 24 Apr 28 03:40:58 PM PDT 24 36126569 ps
T658 /workspace/coverage/default/42.sram_ctrl_max_throughput.287785079 Apr 28 03:42:12 PM PDT 24 Apr 28 03:42:51 PM PDT 24 350012260 ps
T659 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.947526272 Apr 28 03:39:49 PM PDT 24 Apr 28 03:46:47 PM PDT 24 14553776106 ps
T660 /workspace/coverage/default/11.sram_ctrl_smoke.593891806 Apr 28 03:39:54 PM PDT 24 Apr 28 03:39:56 PM PDT 24 123733260 ps
T661 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.3671322058 Apr 28 03:41:14 PM PDT 24 Apr 28 03:44:39 PM PDT 24 1527033626 ps
T662 /workspace/coverage/default/45.sram_ctrl_max_throughput.1875511467 Apr 28 03:42:32 PM PDT 24 Apr 28 03:43:41 PM PDT 24 223037175 ps
T663 /workspace/coverage/default/2.sram_ctrl_regwen.409028048 Apr 28 03:39:27 PM PDT 24 Apr 28 04:04:29 PM PDT 24 4735431882 ps
T664 /workspace/coverage/default/37.sram_ctrl_multiple_keys.3859960044 Apr 28 03:41:41 PM PDT 24 Apr 28 04:05:47 PM PDT 24 13043888011 ps
T665 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.3574892329 Apr 28 03:39:45 PM PDT 24 Apr 28 03:40:30 PM PDT 24 210701197 ps
T666 /workspace/coverage/default/42.sram_ctrl_stress_all.3051817282 Apr 28 03:42:17 PM PDT 24 Apr 28 04:47:07 PM PDT 24 165343203164 ps
T667 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.579529428 Apr 28 03:42:55 PM PDT 24 Apr 28 04:03:26 PM PDT 24 22102080697 ps
T668 /workspace/coverage/default/10.sram_ctrl_lc_escalation.2226476223 Apr 28 03:39:53 PM PDT 24 Apr 28 03:39:57 PM PDT 24 628529659 ps
T669 /workspace/coverage/default/29.sram_ctrl_executable.1025922833 Apr 28 03:41:01 PM PDT 24 Apr 28 04:00:44 PM PDT 24 73820590851 ps
T670 /workspace/coverage/default/40.sram_ctrl_bijection.3957420655 Apr 28 03:41:56 PM PDT 24 Apr 28 03:42:55 PM PDT 24 5614888783 ps
T671 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.1052476397 Apr 28 03:40:44 PM PDT 24 Apr 28 03:45:38 PM PDT 24 3251377532 ps
T672 /workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.639584315 Apr 28 03:39:35 PM PDT 24 Apr 28 03:44:50 PM PDT 24 950309364 ps
T673 /workspace/coverage/default/42.sram_ctrl_partial_access.3964476427 Apr 28 03:42:12 PM PDT 24 Apr 28 03:42:25 PM PDT 24 262152688 ps
T674 /workspace/coverage/default/11.sram_ctrl_stress_all.3037560312 Apr 28 03:40:01 PM PDT 24 Apr 28 04:48:58 PM PDT 24 30214596393 ps
T675 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.2983809926 Apr 28 03:40:43 PM PDT 24 Apr 28 03:57:32 PM PDT 24 2855770066 ps
T676 /workspace/coverage/default/41.sram_ctrl_mem_walk.840250982 Apr 28 03:42:07 PM PDT 24 Apr 28 03:42:13 PM PDT 24 143358698 ps
T677 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.3649045437 Apr 28 03:39:48 PM PDT 24 Apr 28 03:44:20 PM PDT 24 10113125905 ps
T678 /workspace/coverage/default/20.sram_ctrl_multiple_keys.2305430354 Apr 28 03:40:31 PM PDT 24 Apr 28 03:48:44 PM PDT 24 10577334680 ps
T679 /workspace/coverage/default/2.sram_ctrl_partial_access.1970990518 Apr 28 03:39:25 PM PDT 24 Apr 28 03:41:20 PM PDT 24 731414778 ps
T680 /workspace/coverage/default/28.sram_ctrl_bijection.1464205430 Apr 28 03:40:57 PM PDT 24 Apr 28 03:41:34 PM PDT 24 580206296 ps
T681 /workspace/coverage/default/13.sram_ctrl_regwen.808934656 Apr 28 03:40:05 PM PDT 24 Apr 28 03:43:12 PM PDT 24 3956223792 ps
T682 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.3037728313 Apr 28 03:39:54 PM PDT 24 Apr 28 03:43:50 PM PDT 24 13823781091 ps
T683 /workspace/coverage/default/26.sram_ctrl_bijection.2395853437 Apr 28 03:40:47 PM PDT 24 Apr 28 03:41:21 PM PDT 24 2051097516 ps
T684 /workspace/coverage/default/47.sram_ctrl_mem_walk.4272233198 Apr 28 03:42:47 PM PDT 24 Apr 28 03:42:55 PM PDT 24 527979741 ps
T685 /workspace/coverage/default/15.sram_ctrl_ram_cfg.4010559773 Apr 28 03:40:07 PM PDT 24 Apr 28 03:40:09 PM PDT 24 82807976 ps
T686 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.2061716561 Apr 28 03:39:55 PM PDT 24 Apr 28 03:45:18 PM PDT 24 18898282519 ps
T687 /workspace/coverage/default/44.sram_ctrl_ram_cfg.815384372 Apr 28 03:42:28 PM PDT 24 Apr 28 03:42:29 PM PDT 24 82294057 ps
T688 /workspace/coverage/default/2.sram_ctrl_multiple_keys.945957677 Apr 28 03:39:31 PM PDT 24 Apr 28 03:53:54 PM PDT 24 6670466032 ps
T689 /workspace/coverage/default/27.sram_ctrl_bijection.294309547 Apr 28 03:40:54 PM PDT 24 Apr 28 03:42:12 PM PDT 24 4082933803 ps
T690 /workspace/coverage/default/15.sram_ctrl_max_throughput.3045496830 Apr 28 03:40:06 PM PDT 24 Apr 28 03:40:16 PM PDT 24 250971480 ps
T691 /workspace/coverage/default/6.sram_ctrl_executable.1171403295 Apr 28 03:39:41 PM PDT 24 Apr 28 04:10:39 PM PDT 24 28206456319 ps
T692 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.3769452330 Apr 28 03:39:52 PM PDT 24 Apr 28 03:45:34 PM PDT 24 18885701531 ps
T693 /workspace/coverage/default/35.sram_ctrl_max_throughput.883237837 Apr 28 03:41:31 PM PDT 24 Apr 28 03:42:22 PM PDT 24 393645870 ps
T694 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.374363661 Apr 28 03:39:43 PM PDT 24 Apr 28 03:42:53 PM PDT 24 4208289889 ps
T695 /workspace/coverage/default/41.sram_ctrl_stress_all.1969132294 Apr 28 03:42:12 PM PDT 24 Apr 28 04:53:08 PM PDT 24 25809612595 ps
T696 /workspace/coverage/default/20.sram_ctrl_bijection.3654926961 Apr 28 03:40:26 PM PDT 24 Apr 28 03:40:55 PM PDT 24 461910552 ps
T697 /workspace/coverage/default/11.sram_ctrl_access_during_key_req.2298282252 Apr 28 03:39:58 PM PDT 24 Apr 28 04:03:52 PM PDT 24 17109470171 ps
T698 /workspace/coverage/default/31.sram_ctrl_executable.607970054 Apr 28 03:41:17 PM PDT 24 Apr 28 04:14:53 PM PDT 24 14210148424 ps
T699 /workspace/coverage/default/16.sram_ctrl_regwen.300858816 Apr 28 03:40:11 PM PDT 24 Apr 28 03:48:15 PM PDT 24 69536731127 ps
T700 /workspace/coverage/default/37.sram_ctrl_bijection.272753714 Apr 28 03:41:42 PM PDT 24 Apr 28 03:43:01 PM PDT 24 3925187889 ps
T701 /workspace/coverage/default/20.sram_ctrl_max_throughput.2113419579 Apr 28 03:40:26 PM PDT 24 Apr 28 03:41:16 PM PDT 24 100568087 ps
T702 /workspace/coverage/default/42.sram_ctrl_mem_walk.1380511893 Apr 28 03:42:18 PM PDT 24 Apr 28 03:42:22 PM PDT 24 81319949 ps
T703 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.3289682329 Apr 28 03:42:02 PM PDT 24 Apr 28 04:10:24 PM PDT 24 4150319766 ps
T704 /workspace/coverage/default/33.sram_ctrl_executable.1883174052 Apr 28 03:41:23 PM PDT 24 Apr 28 03:58:37 PM PDT 24 62360834592 ps
T705 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.4237130385 Apr 28 03:42:36 PM PDT 24 Apr 28 03:48:08 PM PDT 24 20932155239 ps
T706 /workspace/coverage/default/16.sram_ctrl_executable.4071901322 Apr 28 03:40:11 PM PDT 24 Apr 28 03:51:45 PM PDT 24 9473857643 ps
T707 /workspace/coverage/default/2.sram_ctrl_lc_escalation.3869602352 Apr 28 03:39:26 PM PDT 24 Apr 28 03:39:34 PM PDT 24 1644696996 ps
T708 /workspace/coverage/default/49.sram_ctrl_regwen.547950283 Apr 28 03:43:01 PM PDT 24 Apr 28 03:46:05 PM PDT 24 3271967352 ps
T709 /workspace/coverage/default/44.sram_ctrl_lc_escalation.2956960899 Apr 28 03:42:28 PM PDT 24 Apr 28 03:42:34 PM PDT 24 546206709 ps
T710 /workspace/coverage/default/36.sram_ctrl_stress_pipeline.2395363798 Apr 28 03:41:35 PM PDT 24 Apr 28 03:44:49 PM PDT 24 7622851759 ps
T711 /workspace/coverage/default/44.sram_ctrl_smoke.2667519594 Apr 28 03:42:26 PM PDT 24 Apr 28 03:44:42 PM PDT 24 605286684 ps
T712 /workspace/coverage/default/43.sram_ctrl_alert_test.2398891471 Apr 28 03:42:25 PM PDT 24 Apr 28 03:42:26 PM PDT 24 12213055 ps
T713 /workspace/coverage/default/45.sram_ctrl_lc_escalation.1139939634 Apr 28 03:42:32 PM PDT 24 Apr 28 03:42:43 PM PDT 24 981526900 ps
T714 /workspace/coverage/default/47.sram_ctrl_lc_escalation.183633705 Apr 28 03:42:51 PM PDT 24 Apr 28 03:43:01 PM PDT 24 740407859 ps
T715 /workspace/coverage/default/47.sram_ctrl_bijection.638958399 Apr 28 03:42:48 PM PDT 24 Apr 28 03:43:33 PM PDT 24 4893454872 ps
T716 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.2832233155 Apr 28 03:41:58 PM PDT 24 Apr 28 03:46:49 PM PDT 24 6333378198 ps
T717 /workspace/coverage/default/10.sram_ctrl_ram_cfg.1124675999 Apr 28 03:39:54 PM PDT 24 Apr 28 03:39:55 PM PDT 24 31298294 ps
T718 /workspace/coverage/default/46.sram_ctrl_mem_partial_access.3117232711 Apr 28 03:42:42 PM PDT 24 Apr 28 03:42:47 PM PDT 24 235959934 ps
T719 /workspace/coverage/default/44.sram_ctrl_mem_partial_access.3287914183 Apr 28 03:42:31 PM PDT 24 Apr 28 03:42:34 PM PDT 24 211410878 ps
T720 /workspace/coverage/default/36.sram_ctrl_lc_escalation.1475756057 Apr 28 03:41:35 PM PDT 24 Apr 28 03:41:43 PM PDT 24 1351309350 ps
T721 /workspace/coverage/default/41.sram_ctrl_alert_test.3440295011 Apr 28 03:42:12 PM PDT 24 Apr 28 03:42:14 PM PDT 24 33495871 ps
T722 /workspace/coverage/default/3.sram_ctrl_max_throughput.155585665 Apr 28 03:39:30 PM PDT 24 Apr 28 03:39:51 PM PDT 24 144512103 ps
T723 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.1026899348 Apr 28 03:39:48 PM PDT 24 Apr 28 03:39:51 PM PDT 24 44780217 ps
T724 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.1087623287 Apr 28 03:42:51 PM PDT 24 Apr 28 03:46:19 PM PDT 24 25363624167 ps
T725 /workspace/coverage/default/36.sram_ctrl_ram_cfg.2734910852 Apr 28 03:41:37 PM PDT 24 Apr 28 03:41:38 PM PDT 24 87946440 ps
T726 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.4045528782 Apr 28 03:39:38 PM PDT 24 Apr 28 03:45:33 PM PDT 24 39766821600 ps
T727 /workspace/coverage/default/38.sram_ctrl_alert_test.166510566 Apr 28 03:41:54 PM PDT 24 Apr 28 03:41:55 PM PDT 24 26425302 ps
T728 /workspace/coverage/default/28.sram_ctrl_partial_access_b2b.4193167102 Apr 28 03:40:57 PM PDT 24 Apr 28 03:48:48 PM PDT 24 20041377236 ps
T729 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.2452660692 Apr 28 03:42:56 PM PDT 24 Apr 28 03:43:00 PM PDT 24 193491721 ps
T730 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.736835510 Apr 28 03:40:24 PM PDT 24 Apr 28 03:44:03 PM PDT 24 2580525787 ps
T731 /workspace/coverage/default/49.sram_ctrl_stress_pipeline.2722178894 Apr 28 03:42:59 PM PDT 24 Apr 28 03:48:23 PM PDT 24 3433000607 ps
T732 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.758179968 Apr 28 03:40:29 PM PDT 24 Apr 28 03:43:51 PM PDT 24 8470283642 ps
T733 /workspace/coverage/default/40.sram_ctrl_mem_partial_access.2589178494 Apr 28 03:42:02 PM PDT 24 Apr 28 03:42:06 PM PDT 24 401139397 ps
T734 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.1499275649 Apr 28 03:41:49 PM PDT 24 Apr 28 03:47:05 PM PDT 24 11061788375 ps
T735 /workspace/coverage/default/47.sram_ctrl_max_throughput.2444176397 Apr 28 03:42:46 PM PDT 24 Apr 28 03:42:54 PM PDT 24 565878222 ps
T736 /workspace/coverage/default/21.sram_ctrl_regwen.2685516165 Apr 28 03:40:40 PM PDT 24 Apr 28 03:45:30 PM PDT 24 42339786389 ps
T737 /workspace/coverage/default/22.sram_ctrl_executable.2692285120 Apr 28 03:40:37 PM PDT 24 Apr 28 04:03:27 PM PDT 24 89643753961 ps
T738 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.4005103673 Apr 28 03:41:25 PM PDT 24 Apr 28 03:45:37 PM PDT 24 66553327526 ps
T739 /workspace/coverage/default/22.sram_ctrl_bijection.2312730501 Apr 28 03:40:38 PM PDT 24 Apr 28 03:41:36 PM PDT 24 8169897702 ps
T740 /workspace/coverage/default/5.sram_ctrl_stress_pipeline.3940137285 Apr 28 03:39:35 PM PDT 24 Apr 28 03:42:30 PM PDT 24 1872091854 ps
T741 /workspace/coverage/default/19.sram_ctrl_bijection.2199892178 Apr 28 03:40:24 PM PDT 24 Apr 28 03:40:55 PM PDT 24 1104019337 ps
T742 /workspace/coverage/default/5.sram_ctrl_partial_access.213548465 Apr 28 03:39:36 PM PDT 24 Apr 28 03:40:24 PM PDT 24 573178029 ps
T743 /workspace/coverage/default/19.sram_ctrl_stress_all.2441570404 Apr 28 03:40:24 PM PDT 24 Apr 28 04:22:26 PM PDT 24 77959520110 ps
T744 /workspace/coverage/default/25.sram_ctrl_mem_walk.4119749665 Apr 28 03:40:44 PM PDT 24 Apr 28 03:40:50 PM PDT 24 335403270 ps
T97 /workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.205032171 Apr 28 03:41:53 PM PDT 24 Apr 28 03:44:20 PM PDT 24 2431599063 ps
T745 /workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.2549937194 Apr 28 03:40:05 PM PDT 24 Apr 28 03:42:01 PM PDT 24 146987911 ps
T746 /workspace/coverage/default/49.sram_ctrl_executable.1225353367 Apr 28 03:43:01 PM PDT 24 Apr 28 03:56:06 PM PDT 24 9682176856 ps
T747 /workspace/coverage/default/37.sram_ctrl_smoke.3658651447 Apr 28 03:41:41 PM PDT 24 Apr 28 03:41:44 PM PDT 24 190243357 ps
T748 /workspace/coverage/default/21.sram_ctrl_mem_partial_access.3756215569 Apr 28 03:40:37 PM PDT 24 Apr 28 03:40:43 PM PDT 24 64149533 ps
T749 /workspace/coverage/default/10.sram_ctrl_mem_walk.679806796 Apr 28 03:40:01 PM PDT 24 Apr 28 03:40:07 PM PDT 24 2215353148 ps
T750 /workspace/coverage/default/40.sram_ctrl_mem_walk.2780734812 Apr 28 03:42:03 PM PDT 24 Apr 28 03:42:09 PM PDT 24 229383235 ps
T751 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.1195009457 Apr 28 03:42:51 PM PDT 24 Apr 28 03:42:57 PM PDT 24 189908852 ps
T752 /workspace/coverage/default/35.sram_ctrl_mem_walk.1648973275 Apr 28 03:41:35 PM PDT 24 Apr 28 03:41:46 PM PDT 24 603074608 ps
T753 /workspace/coverage/default/36.sram_ctrl_mem_walk.2954744794 Apr 28 03:41:39 PM PDT 24 Apr 28 03:41:44 PM PDT 24 282499032 ps
T754 /workspace/coverage/default/36.sram_ctrl_alert_test.1147385413 Apr 28 03:41:42 PM PDT 24 Apr 28 03:41:43 PM PDT 24 23915855 ps
T755 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.1280942044 Apr 28 03:39:45 PM PDT 24 Apr 28 04:22:24 PM PDT 24 44116141677 ps
T756 /workspace/coverage/default/27.sram_ctrl_ram_cfg.3562710411 Apr 28 03:40:58 PM PDT 24 Apr 28 03:41:00 PM PDT 24 42609533 ps
T757 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.2581924786 Apr 28 03:41:33 PM PDT 24 Apr 28 03:41:45 PM PDT 24 268935178 ps
T758 /workspace/coverage/default/46.sram_ctrl_partial_access.3368914250 Apr 28 03:42:37 PM PDT 24 Apr 28 03:42:39 PM PDT 24 91191725 ps
T759 /workspace/coverage/default/43.sram_ctrl_multiple_keys.3987407361 Apr 28 03:42:15 PM PDT 24 Apr 28 03:59:25 PM PDT 24 23062566521 ps
T760 /workspace/coverage/default/32.sram_ctrl_stress_pipeline.1677060992 Apr 28 03:41:20 PM PDT 24 Apr 28 03:43:57 PM PDT 24 1711779866 ps
T761 /workspace/coverage/default/48.sram_ctrl_stress_all.363714542 Apr 28 03:42:55 PM PDT 24 Apr 28 05:05:04 PM PDT 24 106027234788 ps
T762 /workspace/coverage/default/7.sram_ctrl_executable.1163811309 Apr 28 03:40:00 PM PDT 24 Apr 28 04:09:19 PM PDT 24 20469662737 ps
T763 /workspace/coverage/default/3.sram_ctrl_stress_all.2336075038 Apr 28 03:39:30 PM PDT 24 Apr 28 04:54:48 PM PDT 24 47402873706 ps
T764 /workspace/coverage/default/17.sram_ctrl_partial_access_b2b.856653210 Apr 28 03:40:17 PM PDT 24 Apr 28 03:44:55 PM PDT 24 13537150957 ps
T765 /workspace/coverage/default/45.sram_ctrl_alert_test.333143555 Apr 28 03:42:38 PM PDT 24 Apr 28 03:42:40 PM PDT 24 35066258 ps
T766 /workspace/coverage/default/20.sram_ctrl_executable.490353483 Apr 28 03:40:28 PM PDT 24 Apr 28 03:46:42 PM PDT 24 3155958561 ps
T767 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.3160710679 Apr 28 03:41:55 PM PDT 24 Apr 28 03:42:12 PM PDT 24 365069985 ps
T768 /workspace/coverage/default/48.sram_ctrl_bijection.3467551139 Apr 28 03:42:50 PM PDT 24 Apr 28 03:44:17 PM PDT 24 20688605569 ps
T769 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.75206504 Apr 28 03:42:07 PM PDT 24 Apr 28 03:42:09 PM PDT 24 87814006 ps
T770 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.4162422677 Apr 28 03:40:21 PM PDT 24 Apr 28 03:40:25 PM PDT 24 45443377 ps
T771 /workspace/coverage/default/15.sram_ctrl_partial_access_b2b.1476827133 Apr 28 03:40:08 PM PDT 24 Apr 28 03:43:46 PM PDT 24 12078953281 ps
T772 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.2500538188 Apr 28 03:39:53 PM PDT 24 Apr 28 03:45:34 PM PDT 24 9305329025 ps
T773 /workspace/coverage/default/29.sram_ctrl_mem_walk.115836157 Apr 28 03:41:06 PM PDT 24 Apr 28 03:41:11 PM PDT 24 298924788 ps
T774 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.1515102013 Apr 28 03:40:12 PM PDT 24 Apr 28 03:46:16 PM PDT 24 45054876550 ps
T775 /workspace/coverage/default/19.sram_ctrl_multiple_keys.1763844051 Apr 28 03:40:23 PM PDT 24 Apr 28 03:53:25 PM PDT 24 15155033255 ps
T776 /workspace/coverage/default/22.sram_ctrl_stress_all.4079096005 Apr 28 03:40:45 PM PDT 24 Apr 28 03:51:42 PM PDT 24 20385757618 ps
T777 /workspace/coverage/default/40.sram_ctrl_alert_test.1549820283 Apr 28 03:42:04 PM PDT 24 Apr 28 03:42:04 PM PDT 24 45756025 ps
T778 /workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.1477523013 Apr 28 03:41:09 PM PDT 24 Apr 28 03:43:20 PM PDT 24 295239938 ps
T779 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.2540957254 Apr 28 03:41:57 PM PDT 24 Apr 28 03:44:42 PM PDT 24 2334991818 ps
T780 /workspace/coverage/default/11.sram_ctrl_ram_cfg.422482221 Apr 28 03:39:53 PM PDT 24 Apr 28 03:39:54 PM PDT 24 80536845 ps
T781 /workspace/coverage/default/39.sram_ctrl_multiple_keys.811020464 Apr 28 03:41:53 PM PDT 24 Apr 28 03:59:50 PM PDT 24 13771002374 ps
T782 /workspace/coverage/default/10.sram_ctrl_bijection.1703702202 Apr 28 03:39:56 PM PDT 24 Apr 28 03:41:11 PM PDT 24 3813739209 ps
T783 /workspace/coverage/default/45.sram_ctrl_partial_access.4060900558 Apr 28 03:42:32 PM PDT 24 Apr 28 03:43:17 PM PDT 24 4391220469 ps
T784 /workspace/coverage/default/13.sram_ctrl_ram_cfg.2660547260 Apr 28 03:40:05 PM PDT 24 Apr 28 03:40:06 PM PDT 24 79702433 ps
T785 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.402788505 Apr 28 03:42:42 PM PDT 24 Apr 28 03:44:14 PM PDT 24 9419223633 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%