Unified Coverage Report :: Module :: sensor_ctrl

Module : sensor_ctrl

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
93.64	91.78	83.05	93.39		100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_systems_sensor_ctrl_0.1/rtl/sensor_ctrl.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_sensor_ctrl_aon	93.64	91.78	83.05	93.39		100.00	100.00

---

Module Instance : tb.dut.top_earlgrey.u_sensor_ctrl_aon

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
93.64	91.78	83.05	93.39		100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
93.88	92.57	89.25	93.39		94.18	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
93.74	90.68		90.55			100.00	top_earlgrey

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_alert_sync_assign[0].u_alert_in_buf	100.00	100.00
gen_alert_sync_assign[10].u_alert_in_buf	100.00	100.00
gen_alert_sync_assign[1].u_alert_in_buf	100.00	100.00
gen_alert_sync_assign[2].u_alert_in_buf	100.00	100.00
gen_alert_sync_assign[3].u_alert_in_buf	100.00	100.00
gen_alert_sync_assign[4].u_alert_in_buf	100.00	100.00
gen_alert_sync_assign[5].u_alert_in_buf	100.00	100.00
gen_alert_sync_assign[6].u_alert_in_buf	100.00	100.00
gen_alert_sync_assign[7].u_alert_in_buf	100.00	100.00
gen_alert_sync_assign[8].u_alert_in_buf	100.00	100.00
gen_alert_sync_assign[9].u_alert_in_buf	100.00	100.00
u_alert_n_sync	100.00	100.00				100.00
u_alert_p_sync	100.00	100.00				100.00
u_init_chg	100.00	100.00	100.00			100.00
u_init_intr	100.00	100.00	100.00			100.00	100.00
u_io_intr	100.00	100.00	100.00			100.00	100.00
u_io_status_chg	100.00	100.00				100.00
u_reg	93.86	91.85	89.95			93.64	100.00
u_wake_sync	100.00	100.00				100.00

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : sensor_ctrl

	Line No.	Total	Covered	Percent
TOTAL		73	67	91.78
ALWAYS	180	0	0
ALWAYS	180	2	2	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	194	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	195	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	198	1	1	100.00
CONT_ASSIGN	201	1	1	100.00
CONT_ASSIGN	201	1	0	0.00
CONT_ASSIGN	201	1	1	100.00
CONT_ASSIGN	201	1	1	100.00
CONT_ASSIGN	201	1	1	100.00
CONT_ASSIGN	201	1	0	0.00
CONT_ASSIGN	201	1	1	100.00
CONT_ASSIGN	201	1	0	0.00
CONT_ASSIGN	201	1	0	0.00
CONT_ASSIGN	201	1	0	0.00
CONT_ASSIGN	201	1	0	0.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	211	1	1	100.00
ALWAYS	221	0	0
ALWAYS	221	3	3	100.00
ALWAYS	229	0	0
ALWAYS	229	3	3	100.00
CONT_ASSIGN	238	1	1	100.00
CONT_ASSIGN	240	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
ALWAYS	307	3	3	100.00
ALWAYS	318	3	3	100.00
CONT_ASSIGN	329	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_systems_sensor_ctrl_0.1/rtl/sensor_ctrl.sv' or '../src/lowrisc_systems_sensor_ctrl_0.1/rtl/sensor_ctrl.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
180	1	1
181	1	1
194	11	11
195	11	11
198	11	11
201	5	11
204	11	11
211	1	1
221	1	1
222	1	1
223	1	1
229	1	1
230	1	1
231	1	1
238	1	1
240	1	1
291	1	1
307	1	1
308	1	1
310	1	1
318	1	1
319	1	1
321	1	1
329		unreachable

---

Cond Coverage for Module : sensor_ctrl

	Total	Covered	Percent
Conditions	118	98	83.05
Logical	118	98	83.05
Non-Logical	0	0
Event	0	0

 LINE       181
 EXPRESSION (alert_event_p[i] | ((~alert_event_n[i])))
             --------1-------   ----------2----------

-1-	-2-	Status	Tests
0	0	Covered	T104,T116,T117
0	1	Not Covered
1	0	Not Covered

 LINE       194
 EXPRESSION (event_vld[0] & ((~reg2hw.fatal_alert_en[0])))
             ------1-----   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T116,T339
1	1	Covered	T116,T117,T118

 LINE       194
 EXPRESSION (event_vld[1] & ((~reg2hw.fatal_alert_en[1])))
             ------1-----   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T117,T118,T119

 LINE       194
 EXPRESSION (event_vld[2] & ((~reg2hw.fatal_alert_en[2])))
             ------1-----   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T116,T120,T339
1	1	Covered	T116,T117,T120

 LINE       194
 EXPRESSION (event_vld[3] & ((~reg2hw.fatal_alert_en[3])))
             ------1-----   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T340
1	1	Covered	T117,T118,T119

 LINE       194
 EXPRESSION (event_vld[4] & ((~reg2hw.fatal_alert_en[4])))
             ------1-----   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T116,T341,T339
1	1	Covered	T116,T117,T118

 LINE       194
 EXPRESSION (event_vld[5] & ((~reg2hw.fatal_alert_en[5])))
             ------1-----   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T117,T118,T119

 LINE       194
 EXPRESSION (event_vld[6] & ((~reg2hw.fatal_alert_en[6])))
             ------1-----   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T120
1	1	Covered	T117,T120,T118

 LINE       194
 EXPRESSION (event_vld[7] & ((~reg2hw.fatal_alert_en[7])))
             ------1-----   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T104,T117,T121

 LINE       194
 EXPRESSION (event_vld[8] & ((~reg2hw.fatal_alert_en[8])))
             ------1-----   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T104,T117,T121

 LINE       194
 EXPRESSION (event_vld[9] & ((~reg2hw.fatal_alert_en[9])))
             ------1-----   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T117,T118,T119

 LINE       194
 EXPRESSION (event_vld[10] & ((~reg2hw.fatal_alert_en[10])))
             ------1------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T117,T118,T119

 LINE       195
 EXPRESSION (event_vld[0] & reg2hw.fatal_alert_en[0])
             ------1-----   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T116,T339
1	0	Covered	T116,T117,T118
1	1	Covered	T116,T339

 LINE       195
 EXPRESSION (event_vld[1] & reg2hw.fatal_alert_en[1])
             ------1-----   ------------2-----------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T117,T118,T119
1	1	Not Covered

 LINE       195
 EXPRESSION (event_vld[2] & reg2hw.fatal_alert_en[2])
             ------1-----   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T116,T88,T120
1	0	Covered	T116,T117,T120
1	1	Covered	T116,T120,T339

 LINE       195
 EXPRESSION (event_vld[3] & reg2hw.fatal_alert_en[3])
             ------1-----   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T340
1	0	Covered	T117,T118,T119
1	1	Covered	T340

 LINE       195
 EXPRESSION (event_vld[4] & reg2hw.fatal_alert_en[4])
             ------1-----   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T116,T88,T341
1	0	Covered	T116,T117,T118
1	1	Covered	T116,T341,T339

 LINE       195
 EXPRESSION (event_vld[5] & reg2hw.fatal_alert_en[5])
             ------1-----   ------------2-----------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T117,T118,T119
1	1	Not Covered

 LINE       195
 EXPRESSION (event_vld[6] & reg2hw.fatal_alert_en[6])
             ------1-----   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T88,T120
1	0	Covered	T117,T120,T118
1	1	Covered	T120

 LINE       195
 EXPRESSION (event_vld[7] & reg2hw.fatal_alert_en[7])
             ------1-----   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T88
1	0	Covered	T104,T117,T121
1	1	Not Covered

 LINE       195
 EXPRESSION (event_vld[8] & reg2hw.fatal_alert_en[8])
             ------1-----   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T88
1	0	Covered	T104,T117,T121
1	1	Not Covered

 LINE       195
 EXPRESSION (event_vld[9] & reg2hw.fatal_alert_en[9])
             ------1-----   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T88
1	0	Covered	T117,T118,T119
1	1	Not Covered

 LINE       195
 EXPRESSION (event_vld[10] & reg2hw.fatal_alert_en[10])
             ------1------   ------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T88
1	0	Covered	T117,T118,T119
1	1	Not Covered

 LINE       204
 EXPRESSION (recov_event[0] & reg2hw.recov_alert[0].q)
             -------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T116,T117,T118
1	0	Covered	T116,T117,T118
1	1	Covered	T116,T117,T118

 LINE       204
 EXPRESSION (recov_event[1] & reg2hw.recov_alert[1].q)
             -------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T117,T118,T119
1	0	Covered	T117,T118,T119
1	1	Covered	T117,T118,T119

 LINE       204
 EXPRESSION (recov_event[2] & reg2hw.recov_alert[2].q)
             -------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T116,T117,T120
1	0	Covered	T116,T117,T120
1	1	Covered	T116,T117,T120

 LINE       204
 EXPRESSION (recov_event[3] & reg2hw.recov_alert[3].q)
             -------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T117,T118,T119
1	0	Covered	T117,T118,T119
1	1	Covered	T117,T118,T119

 LINE       204
 EXPRESSION (recov_event[4] & reg2hw.recov_alert[4].q)
             -------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T116,T117,T118
1	0	Covered	T116,T117,T118
1	1	Covered	T116,T117,T118

 LINE       204
 EXPRESSION (recov_event[5] & reg2hw.recov_alert[5].q)
             -------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T117,T118,T119
1	0	Covered	T117,T118,T119
1	1	Covered	T117,T118,T119

 LINE       204
 EXPRESSION (recov_event[6] & reg2hw.recov_alert[6].q)
             -------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T117,T120,T118
1	0	Covered	T117,T120,T118
1	1	Covered	T117,T120,T118

 LINE       204
 EXPRESSION (recov_event[7] & reg2hw.recov_alert[7].q)
             -------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T104,T117,T121
1	0	Covered	T104,T117,T121
1	1	Covered	T104,T117,T121

 LINE       204
 EXPRESSION (recov_event[8] & reg2hw.recov_alert[8].q)
             -------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T104,T117,T121
1	0	Covered	T104,T117,T121
1	1	Covered	T104,T117,T121

 LINE       204
 EXPRESSION (recov_event[9] & reg2hw.recov_alert[9].q)
             -------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T117,T118,T119
1	0	Covered	T117,T118,T119
1	1	Covered	T117,T118,T119

 LINE       204
 EXPRESSION (recov_event[10] & reg2hw.recov_alert[10].q)
             -------1-------   ------------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T117,T118,T119
1	0	Covered	T117,T118,T119
1	1	Covered	T117,T118,T119

 LINE       222
 EXPRESSION (alert_event_p[i] & event_clr[i])
             --------1-------   ------2-----

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T104,T116,T117
1	1	Covered	T104,T116,T117

 LINE       223
 SUB-EXPRESSION (((~alert_event_n[i])) & event_clr[i])
                 ----------1----------   ------2-----

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T104,T116,T117
1	1	Covered	T104,T116,T117

 LINE       238
 EXPRESSION (reg2hw.alert_test.recov_alert.qe & reg2hw.alert_test.recov_alert.q)
             ----------------1---------------   ---------------2---------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T35,T88,T36
1	1	Covered	T35,T36,T218

 LINE       240
 EXPRESSION (reg2hw.alert_test.fatal_alert.qe & reg2hw.alert_test.fatal_alert.q)
             ----------------1---------------   ---------------2---------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T35,T36,T218
1	1	Covered	T35,T88,T36

 LINE       291
 EXPRESSION (((|async_alert_event_p)) | ((~&async_alert_event_n)) | ((|reg2hw.recov_alert)))
             ------------1-----------   ------------2------------   -----------3-----------

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T1,T2,T3
0	0	1	Covered	T104,T116,T117
0	1	0	Not Covered
1	0	0	Not Covered

---

Toggle Coverage for Module : sensor_ctrl

	Total	Covered	Percent
Totals	108	100	92.59
Total Bits	454	424	93.39
Total Bits 0->1	227	212	93.39
Total Bits 1->0	227	212	93.39

Ports	108	100	92.59
Port Bits	454	424	93.39
Port Bits 0->1	227	212	93.39
Port Bits 1->0	227	212	93.39

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T16,T17,T18	Yes	T1,T2,T3	INPUT
clk_aon_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_aon_ni	Yes	Yes	T16,T17,T18	Yes	T1,T2,T3	INPUT
tl_i.d_ready	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.data_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.cmd_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.instr_type[0]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.instr_type[2:1]	No	No		No		INPUT
tl_i.a_user.instr_type[3]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_data[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_mask[3:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_address[1:0]	No	No		No		INPUT
tl_i.a_address[5:2]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_address[15:6]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[16]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	INPUT
tl_i.a_address[18:17]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[19]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	INPUT
tl_i.a_address[21:20]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[22]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	INPUT
tl_i.a_address[29:23]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[30]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	INPUT
tl_i.a_address[31]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_source[5:0]	Yes	Yes	*T55,*T6,*T26	Yes	T55,T6,T26	INPUT
tl_i.a_source[7:6]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_size[1:0]	Yes	Yes	T10,T11,T12	Yes	T10,T11,T12	INPUT
tl_i.a_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_opcode[0]	Yes	Yes	*T10,*T11,*T12	Yes	T10,T11,T12	INPUT
tl_i.a_opcode[1]	No	No		No		INPUT
tl_i.a_opcode[2]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_o.a_ready	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_error	No	No		No		OUTPUT
tl_o.d_user.data_intg[6:0]	Yes	Yes	T104,T143,T116	Yes	T104,T143,T116	OUTPUT
tl_o.d_user.rsp_intg[1:0]	Yes	Yes	T104,T143,T116	Yes	T35,T104,T143	OUTPUT
tl_o.d_user.rsp_intg[3:2]	No	No		No		OUTPUT
tl_o.d_user.rsp_intg[5:4]	Yes	Yes	T16,T17,T18	Yes	T1,T2,T3	OUTPUT
tl_o.d_user.rsp_intg[6]	No	No		No		OUTPUT
tl_o.d_data[31:0]	Yes	Yes	T16,T17,T18	Yes	T1,T2,T3	OUTPUT
tl_o.d_sink	No	No		No		OUTPUT
tl_o.d_source[1:0]	Yes	Yes	*T88,*T16,*T17	Yes	T88,T1,T2	OUTPUT
tl_o.d_source[5:2]	No	No		No		OUTPUT
tl_o.d_source[7:6]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_size[0]	No	No		No		OUTPUT
tl_o.d_size[1]	Yes	Yes	T16,T17,T18	Yes	T1,T2,T3	OUTPUT
tl_o.d_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_opcode[0]	Yes	Yes	*T16,*T17,*T18	Yes	T1,T2,T3	OUTPUT
tl_o.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
ast_alert_i.alerts[0].n	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	INPUT
ast_alert_i.alerts[0].p	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	INPUT
ast_alert_i.alerts[1].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	INPUT
ast_alert_i.alerts[1].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	INPUT
ast_alert_i.alerts[2].n	Yes	Yes	T116,T117,T120	Yes	T116,T117,T120	INPUT
ast_alert_i.alerts[2].p	Yes	Yes	T116,T117,T120	Yes	T116,T117,T120	INPUT
ast_alert_i.alerts[3].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	INPUT
ast_alert_i.alerts[3].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	INPUT
ast_alert_i.alerts[4].n	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	INPUT
ast_alert_i.alerts[4].p	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	INPUT
ast_alert_i.alerts[5].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	INPUT
ast_alert_i.alerts[5].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	INPUT
ast_alert_i.alerts[6].n	Yes	Yes	T117,T120,T118	Yes	T117,T120,T118	INPUT
ast_alert_i.alerts[6].p	Yes	Yes	T117,T120,T118	Yes	T117,T120,T118	INPUT
ast_alert_i.alerts[7].n	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	INPUT
ast_alert_i.alerts[7].p	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	INPUT
ast_alert_i.alerts[8].n	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	INPUT
ast_alert_i.alerts[8].p	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	INPUT
ast_alert_i.alerts[9].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	INPUT
ast_alert_i.alerts[9].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	INPUT
ast_alert_i.alerts[10].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	INPUT
ast_alert_i.alerts[10].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	INPUT
ast_alert_o.alerts_trig[0].n	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	OUTPUT
ast_alert_o.alerts_trig[0].p	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	OUTPUT
ast_alert_o.alerts_trig[1].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_trig[1].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_trig[2].n	Yes	Yes	T116,T117,T120	Yes	T116,T117,T120	OUTPUT
ast_alert_o.alerts_trig[2].p	Yes	Yes	T116,T117,T120	Yes	T116,T117,T120	OUTPUT
ast_alert_o.alerts_trig[3].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_trig[3].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_trig[4].n	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	OUTPUT
ast_alert_o.alerts_trig[4].p	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	OUTPUT
ast_alert_o.alerts_trig[5].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_trig[5].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_trig[6].n	Yes	Yes	T117,T120,T118	Yes	T117,T120,T118	OUTPUT
ast_alert_o.alerts_trig[6].p	Yes	Yes	T117,T120,T118	Yes	T117,T120,T118	OUTPUT
ast_alert_o.alerts_trig[7].n	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	OUTPUT
ast_alert_o.alerts_trig[7].p	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	OUTPUT
ast_alert_o.alerts_trig[8].n	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	OUTPUT
ast_alert_o.alerts_trig[8].p	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	OUTPUT
ast_alert_o.alerts_trig[9].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_trig[9].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_trig[10].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_trig[10].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_ack[0].n	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	OUTPUT
ast_alert_o.alerts_ack[0].p	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	OUTPUT
ast_alert_o.alerts_ack[1].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_ack[1].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_ack[2].n	Yes	Yes	T116,T117,T120	Yes	T116,T117,T120	OUTPUT
ast_alert_o.alerts_ack[2].p	Yes	Yes	T116,T117,T120	Yes	T116,T117,T120	OUTPUT
ast_alert_o.alerts_ack[3].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_ack[3].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_ack[4].n	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	OUTPUT
ast_alert_o.alerts_ack[4].p	Yes	Yes	T116,T117,T118	Yes	T116,T117,T118	OUTPUT
ast_alert_o.alerts_ack[5].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_ack[5].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_ack[6].n	Yes	Yes	T117,T120,T118	Yes	T117,T120,T118	OUTPUT
ast_alert_o.alerts_ack[6].p	Yes	Yes	T117,T120,T118	Yes	T117,T120,T118	OUTPUT
ast_alert_o.alerts_ack[7].n	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	OUTPUT
ast_alert_o.alerts_ack[7].p	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	OUTPUT
ast_alert_o.alerts_ack[8].n	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	OUTPUT
ast_alert_o.alerts_ack[8].p	Yes	Yes	T104,T117,T121	Yes	T104,T117,T121	OUTPUT
ast_alert_o.alerts_ack[9].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_ack[9].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_ack[10].n	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_alert_o.alerts_ack[10].p	Yes	Yes	T117,T118,T119	Yes	T117,T118,T119	OUTPUT
ast_status_i.io_pok[1:0]	Yes	Yes	T97,T77,T98	Yes	T1,T2,T3	INPUT
ast2pinmux_i[8:0]	Unreachable	Unreachable		Unreachable		INPUT
ast_init_done_i[3:0]	Yes	Yes	T1,T2,T3	Yes	T16,T17,T18	INPUT
cio_ast_debug_out_o[8:0]	Unreachable	Unreachable		Unreachable		OUTPUT
cio_ast_debug_out_en_o[8:0]	Unreachable	Unreachable		Unreachable		OUTPUT
intr_io_status_change_o	Yes	Yes	T143,T88,T98	Yes	T143,T88,T98	OUTPUT
intr_init_status_change_o	Yes	Yes	T143,T88,T166	Yes	T143,T88,T166	OUTPUT
alert_rx_i[0].ack_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
alert_rx_i[0].ack_p	Yes	Yes	T35,T61,T104	Yes	T35,T61,T104	INPUT
alert_rx_i[0].ping_n	Yes	Yes	T61,T62,T63	Yes	T61,T62,T63	INPUT
alert_rx_i[0].ping_p	Yes	Yes	T61,T62,T63	Yes	T61,T62,T63	INPUT
alert_rx_i[1].ack_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
alert_rx_i[1].ack_p	Yes	Yes	T35,T61,T342	Yes	T35,T61,T342	INPUT
alert_rx_i[1].ping_n	Yes	Yes	T61,T343,T160	Yes	T61,T160,T62	INPUT
alert_rx_i[1].ping_p	Yes	Yes	T61,T160,T62	Yes	T61,T343,T160	INPUT
alert_tx_o[0].alert_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_tx_o[0].alert_p	Yes	Yes	T35,T61,T104	Yes	T35,T61,T104	OUTPUT
alert_tx_o[1].alert_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_tx_o[1].alert_p	Yes	Yes	T35,T61,T342	Yes	T35,T61,T342	OUTPUT
wkup_req_o	Yes	Yes	T104,T116,T117	Yes	T104,T116,T117	OUTPUT

*Tests covering at least one bit in the range

---

Branch Coverage for Module : sensor_ctrl

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
IF	307	2	2	100.00
IF	318	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_systems_sensor_ctrl_0.1/rtl/sensor_ctrl.sv' or '../src/lowrisc_systems_sensor_ctrl_0.1/rtl/sensor_ctrl.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	307	if ((!rst_aon_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	318	if ((!rst_aon_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

---

Assert Coverage for Module : sensor_ctrl

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
FpvSecCmRegWeOnehotCheck_A	99927493	5	0	0
NumAlertsMatch_A	958	958	0	0

FpvSecCmRegWeOnehotCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	99927493	5	0	0
T26	413354	0	0	0
T256	0	1	0	0
T268	40016	0	0	0
T309	59776	0	0	0
T314	28314	0	0	0
T332	162278	0	0	0
T342	58500	1	0	0
T344	61551	1	0	0
T345	0	1	0	0
T346	0	1	0	0
T347	64200	0	0	0
T348	85926	0	0	0
T349	108153	0	0	0

NumAlertsMatch_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	958	958	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T16	1	1	0	0
T17	1	1	0	0
T18	1	1	0	0
T23	1	1	0	0
T49	1	1	0	0
T65	1	1	0	0
T66	1	1	0	0