Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.71 95.40 94.49 98.01 95.22 97.57 99.58


Total test records in report: 2848
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html
T1794 /workspace/coverage/cover_reg_top/27.xbar_error_and_unmapped_addr.1384284126 Jan 21 06:41:40 PM PST 24 Jan 21 06:42:12 PM PST 24 691959534 ps
T1795 /workspace/coverage/cover_reg_top/1.xbar_random_zero_delays.3899152211 Jan 21 06:14:19 PM PST 24 Jan 21 06:15:05 PM PST 24 466632363 ps
T1796 /workspace/coverage/cover_reg_top/75.xbar_same_source.1527141935 Jan 21 07:07:27 PM PST 24 Jan 21 07:07:51 PM PST 24 676770304 ps
T1797 /workspace/coverage/cover_reg_top/49.xbar_random_slow_rsp.2030377413 Jan 21 06:54:32 PM PST 24 Jan 21 07:05:51 PM PST 24 33694958880 ps
T1798 /workspace/coverage/cover_reg_top/79.xbar_access_same_device.165148365 Jan 21 07:29:35 PM PST 24 Jan 21 07:31:27 PM PST 24 2396130581 ps
T1799 /workspace/coverage/cover_reg_top/23.xbar_stress_all_with_rand_reset.863148826 Jan 21 06:38:55 PM PST 24 Jan 21 06:40:54 PM PST 24 1160820837 ps
T1800 /workspace/coverage/cover_reg_top/56.xbar_access_same_device_slow_rsp.498176229 Jan 21 06:58:10 PM PST 24 Jan 21 07:21:51 PM PST 24 74737212963 ps
T1801 /workspace/coverage/cover_reg_top/97.xbar_smoke_large_delays.3635578792 Jan 21 07:16:38 PM PST 24 Jan 21 07:17:52 PM PST 24 6586937276 ps
T1802 /workspace/coverage/cover_reg_top/48.xbar_unmapped_addr.1732919483 Jan 21 06:54:14 PM PST 24 Jan 21 06:54:25 PM PST 24 69464747 ps
T1803 /workspace/coverage/cover_reg_top/56.xbar_stress_all_with_error.1899846198 Jan 21 06:58:34 PM PST 24 Jan 21 07:02:29 PM PST 24 5949477057 ps
T1804 /workspace/coverage/cover_reg_top/42.xbar_smoke_slow_rsp.1132231636 Jan 21 07:29:39 PM PST 24 Jan 21 07:30:55 PM PST 24 3968134486 ps
T1805 /workspace/coverage/cover_reg_top/45.xbar_smoke.3035693059 Jan 21 06:52:07 PM PST 24 Jan 21 06:52:15 PM PST 24 59113218 ps
T1806 /workspace/coverage/cover_reg_top/1.xbar_smoke_zero_delays.3507080007 Jan 21 06:14:06 PM PST 24 Jan 21 06:14:15 PM PST 24 51478165 ps
T1807 /workspace/coverage/cover_reg_top/18.xbar_random_slow_rsp.1183112828 Jan 21 06:34:05 PM PST 24 Jan 21 06:44:28 PM PST 24 32400482951 ps
T1808 /workspace/coverage/cover_reg_top/12.xbar_error_random.284843170 Jan 21 06:28:56 PM PST 24 Jan 21 06:29:10 PM PST 24 274945629 ps
T1809 /workspace/coverage/cover_reg_top/71.xbar_smoke_slow_rsp.2377695654 Jan 21 07:05:35 PM PST 24 Jan 21 07:07:00 PM PST 24 4536654238 ps
T1810 /workspace/coverage/cover_reg_top/9.chip_same_csr_outstanding.2651890551 Jan 21 07:44:33 PM PST 24 Jan 21 08:31:55 PM PST 24 17702614422 ps
T1811 /workspace/coverage/cover_reg_top/67.xbar_smoke_slow_rsp.3635823996 Jan 21 07:03:48 PM PST 24 Jan 21 07:05:34 PM PST 24 5727332791 ps
T1812 /workspace/coverage/cover_reg_top/28.xbar_random_zero_delays.3901463489 Jan 21 06:41:50 PM PST 24 Jan 21 06:42:29 PM PST 24 343110563 ps
T440 /workspace/coverage/cover_reg_top/8.chip_tl_errors.1768025610 Jan 21 06:24:03 PM PST 24 Jan 21 06:29:32 PM PST 24 4395925473 ps
T1813 /workspace/coverage/cover_reg_top/84.xbar_access_same_device.3214010603 Jan 21 07:11:12 PM PST 24 Jan 21 07:13:05 PM PST 24 2523833692 ps
T1814 /workspace/coverage/cover_reg_top/4.xbar_stress_all.1848859521 Jan 21 06:18:51 PM PST 24 Jan 21 06:31:44 PM PST 24 17763120377 ps
T1815 /workspace/coverage/cover_reg_top/20.xbar_error_and_unmapped_addr.3780916393 Jan 21 06:57:49 PM PST 24 Jan 21 06:57:58 PM PST 24 99843044 ps
T655 /workspace/coverage/cover_reg_top/81.xbar_stress_all_with_rand_reset.3658996316 Jan 21 07:10:19 PM PST 24 Jan 21 07:17:57 PM PST 24 3236918693 ps
T1816 /workspace/coverage/cover_reg_top/75.xbar_smoke_large_delays.4235070099 Jan 21 07:07:12 PM PST 24 Jan 21 07:08:41 PM PST 24 7047216777 ps
T1817 /workspace/coverage/cover_reg_top/68.xbar_smoke_large_delays.1579247419 Jan 21 07:04:14 PM PST 24 Jan 21 07:05:29 PM PST 24 6828924524 ps
T1818 /workspace/coverage/cover_reg_top/0.xbar_access_same_device.1397634445 Jan 21 06:12:32 PM PST 24 Jan 21 06:13:28 PM PST 24 634059043 ps
T1819 /workspace/coverage/cover_reg_top/83.xbar_unmapped_addr.1397819778 Jan 21 07:36:20 PM PST 24 Jan 21 07:37:45 PM PST 24 303169505 ps
T1820 /workspace/coverage/cover_reg_top/43.xbar_smoke.157418282 Jan 21 06:50:58 PM PST 24 Jan 21 06:51:08 PM PST 24 204128800 ps
T1821 /workspace/coverage/cover_reg_top/93.xbar_access_same_device.1552379810 Jan 21 08:05:34 PM PST 24 Jan 21 08:06:17 PM PST 24 493917023 ps
T1822 /workspace/coverage/cover_reg_top/79.xbar_smoke_zero_delays.2161792394 Jan 21 07:08:59 PM PST 24 Jan 21 07:09:07 PM PST 24 52351519 ps
T1823 /workspace/coverage/cover_reg_top/33.xbar_smoke.2228857905 Jan 21 07:27:58 PM PST 24 Jan 21 07:28:08 PM PST 24 176175835 ps
T1824 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_reset_error.1201915234 Jan 21 07:06:29 PM PST 24 Jan 21 07:06:50 PM PST 24 57276732 ps
T1825 /workspace/coverage/cover_reg_top/43.xbar_random_slow_rsp.2118012481 Jan 21 06:51:05 PM PST 24 Jan 21 07:08:37 PM PST 24 52464462642 ps
T1826 /workspace/coverage/cover_reg_top/96.xbar_random.3952494847 Jan 21 07:16:03 PM PST 24 Jan 21 07:16:37 PM PST 24 354972037 ps
T1827 /workspace/coverage/cover_reg_top/0.xbar_smoke_slow_rsp.3964166051 Jan 21 06:12:14 PM PST 24 Jan 21 06:14:06 PM PST 24 6170308371 ps
T1828 /workspace/coverage/cover_reg_top/8.xbar_unmapped_addr.2006170563 Jan 21 08:05:27 PM PST 24 Jan 21 08:05:38 PM PST 24 138231604 ps
T922 /workspace/coverage/cover_reg_top/61.xbar_stress_all_with_rand_reset.2411247624 Jan 21 07:27:26 PM PST 24 Jan 21 07:34:35 PM PST 24 7697773764 ps
T640 /workspace/coverage/cover_reg_top/93.xbar_unmapped_addr.791200449 Jan 21 07:15:12 PM PST 24 Jan 21 07:15:44 PM PST 24 249257545 ps
T1829 /workspace/coverage/cover_reg_top/75.xbar_random_slow_rsp.3249508521 Jan 21 07:07:24 PM PST 24 Jan 21 07:14:13 PM PST 24 22373141578 ps
T1830 /workspace/coverage/cover_reg_top/53.xbar_random_large_delays.1968142512 Jan 21 08:18:08 PM PST 24 Jan 21 08:39:09 PM PST 24 115421727329 ps
T1831 /workspace/coverage/cover_reg_top/52.xbar_error_random.1890840451 Jan 21 06:56:04 PM PST 24 Jan 21 06:56:24 PM PST 24 467189013 ps
T489 /workspace/coverage/cover_reg_top/38.xbar_random_large_delays.3653479445 Jan 21 07:29:10 PM PST 24 Jan 21 07:49:02 PM PST 24 108314160759 ps
T1832 /workspace/coverage/cover_reg_top/83.xbar_random.373109322 Jan 21 07:10:45 PM PST 24 Jan 21 07:12:11 PM PST 24 2380751058 ps
T1833 /workspace/coverage/cover_reg_top/65.xbar_unmapped_addr.1124491521 Jan 21 07:23:16 PM PST 24 Jan 21 07:23:29 PM PST 24 220459263 ps
T1834 /workspace/coverage/cover_reg_top/65.xbar_error_random.578563266 Jan 21 07:42:19 PM PST 24 Jan 21 07:42:48 PM PST 24 39329012 ps
T1835 /workspace/coverage/cover_reg_top/24.xbar_access_same_device.3511498651 Jan 21 06:39:23 PM PST 24 Jan 21 06:40:06 PM PST 24 418112039 ps
T1836 /workspace/coverage/cover_reg_top/11.xbar_smoke.2336813666 Jan 21 06:27:06 PM PST 24 Jan 21 06:27:20 PM PST 24 225136696 ps
T1837 /workspace/coverage/cover_reg_top/77.xbar_access_same_device.3977685343 Jan 21 07:08:06 PM PST 24 Jan 21 07:08:13 PM PST 24 64726477 ps
T493 /workspace/coverage/cover_reg_top/11.xbar_random_zero_delays.315189977 Jan 21 06:27:26 PM PST 24 Jan 21 06:28:08 PM PST 24 353582759 ps
T1838 /workspace/coverage/cover_reg_top/96.xbar_error_and_unmapped_addr.2798694678 Jan 21 07:16:23 PM PST 24 Jan 21 07:16:50 PM PST 24 242045968 ps
T1839 /workspace/coverage/cover_reg_top/16.xbar_unmapped_addr.4173052729 Jan 21 07:05:23 PM PST 24 Jan 21 07:06:33 PM PST 24 1477862474 ps
T1840 /workspace/coverage/cover_reg_top/35.xbar_random_zero_delays.1466007441 Jan 21 06:46:37 PM PST 24 Jan 21 06:47:18 PM PST 24 381918346 ps
T1841 /workspace/coverage/cover_reg_top/79.xbar_access_same_device_slow_rsp.1849106811 Jan 21 07:52:39 PM PST 24 Jan 21 08:18:46 PM PST 24 83090333165 ps
T785 /workspace/coverage/cover_reg_top/13.chip_csr_mem_rw_with_rand_reset.3549767676 Jan 21 07:41:08 PM PST 24 Jan 21 07:49:17 PM PST 24 9864441325 ps
T1842 /workspace/coverage/cover_reg_top/86.xbar_random.655833185 Jan 21 07:12:01 PM PST 24 Jan 21 07:13:35 PM PST 24 2248086396 ps
T1843 /workspace/coverage/cover_reg_top/48.xbar_error_random.1032157026 Jan 21 06:54:07 PM PST 24 Jan 21 06:54:47 PM PST 24 462591663 ps
T1844 /workspace/coverage/cover_reg_top/63.xbar_error_and_unmapped_addr.1239284280 Jan 21 07:28:58 PM PST 24 Jan 21 07:29:07 PM PST 24 51111830 ps
T1845 /workspace/coverage/cover_reg_top/41.xbar_stress_all_with_reset_error.947508546 Jan 21 08:09:21 PM PST 24 Jan 21 08:16:33 PM PST 24 4718853959 ps
T490 /workspace/coverage/cover_reg_top/21.xbar_access_same_device.2386445446 Jan 21 06:36:53 PM PST 24 Jan 21 06:37:53 PM PST 24 624873809 ps
T1846 /workspace/coverage/cover_reg_top/66.xbar_access_same_device_slow_rsp.86753596 Jan 21 08:12:47 PM PST 24 Jan 21 08:39:58 PM PST 24 89240778182 ps
T746 /workspace/coverage/cover_reg_top/11.xbar_stress_all_with_error.790997305 Jan 21 06:28:01 PM PST 24 Jan 21 06:37:31 PM PST 24 15213289414 ps
T1847 /workspace/coverage/cover_reg_top/57.xbar_unmapped_addr.2802184746 Jan 21 08:59:29 PM PST 24 Jan 21 09:00:30 PM PST 24 1006097633 ps
T1848 /workspace/coverage/cover_reg_top/19.xbar_same_source.1253860914 Jan 21 08:16:02 PM PST 24 Jan 21 08:16:10 PM PST 24 45322845 ps
T1849 /workspace/coverage/cover_reg_top/92.xbar_smoke_large_delays.3912313148 Jan 21 07:14:24 PM PST 24 Jan 21 07:15:25 PM PST 24 5792559247 ps
T1850 /workspace/coverage/cover_reg_top/36.xbar_same_source.3662013420 Jan 21 07:27:30 PM PST 24 Jan 21 07:27:47 PM PST 24 422088212 ps
T1851 /workspace/coverage/cover_reg_top/27.xbar_same_source.3317055676 Jan 21 06:41:26 PM PST 24 Jan 21 06:42:31 PM PST 24 1840574345 ps
T1852 /workspace/coverage/cover_reg_top/70.xbar_unmapped_addr.4003501373 Jan 21 07:05:15 PM PST 24 Jan 21 07:05:35 PM PST 24 155950815 ps
T1853 /workspace/coverage/cover_reg_top/8.xbar_same_source.1392975832 Jan 21 06:24:23 PM PST 24 Jan 21 06:25:39 PM PST 24 2060400220 ps
T1854 /workspace/coverage/cover_reg_top/94.xbar_random_slow_rsp.2223696818 Jan 21 07:15:38 PM PST 24 Jan 21 07:24:31 PM PST 24 29123624717 ps
T1855 /workspace/coverage/cover_reg_top/25.xbar_stress_all_with_reset_error.2521486201 Jan 21 06:41:17 PM PST 24 Jan 21 06:41:59 PM PST 24 125500833 ps
T1856 /workspace/coverage/cover_reg_top/79.xbar_error_random.2435994554 Jan 21 07:09:16 PM PST 24 Jan 21 07:10:29 PM PST 24 1921127021 ps
T1857 /workspace/coverage/cover_reg_top/95.xbar_smoke_zero_delays.1321752758 Jan 21 07:15:41 PM PST 24 Jan 21 07:15:48 PM PST 24 43172176 ps
T1858 /workspace/coverage/cover_reg_top/21.xbar_stress_all_with_error.4143573087 Jan 21 06:37:20 PM PST 24 Jan 21 06:45:48 PM PST 24 12857467063 ps
T1859 /workspace/coverage/cover_reg_top/12.xbar_smoke_zero_delays.518768399 Jan 21 06:28:28 PM PST 24 Jan 21 06:28:35 PM PST 24 43053234 ps
T1860 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_reset_error.920437971 Jan 21 07:20:42 PM PST 24 Jan 21 07:32:16 PM PST 24 13521416134 ps
T1861 /workspace/coverage/cover_reg_top/5.chip_csr_mem_rw_with_rand_reset.242913207 Jan 21 06:20:19 PM PST 24 Jan 21 06:26:32 PM PST 24 7151588602 ps
T1862 /workspace/coverage/cover_reg_top/28.xbar_random.1297203275 Jan 21 06:41:52 PM PST 24 Jan 21 06:42:49 PM PST 24 1475743855 ps
T1863 /workspace/coverage/cover_reg_top/36.xbar_random_zero_delays.2388632054 Jan 21 06:47:25 PM PST 24 Jan 21 06:48:27 PM PST 24 598317565 ps
T1864 /workspace/coverage/cover_reg_top/48.xbar_stress_all_with_reset_error.2139155026 Jan 21 06:54:25 PM PST 24 Jan 21 06:59:31 PM PST 24 1565678822 ps
T1865 /workspace/coverage/cover_reg_top/68.xbar_same_source.2496015857 Jan 21 07:04:25 PM PST 24 Jan 21 07:04:40 PM PST 24 149110100 ps
T1866 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_rand_reset.1135809950 Jan 21 06:57:57 PM PST 24 Jan 21 06:59:08 PM PST 24 284285780 ps
T1867 /workspace/coverage/cover_reg_top/94.xbar_stress_all_with_error.2531095761 Jan 21 07:15:27 PM PST 24 Jan 21 07:18:14 PM PST 24 3727138627 ps
T1868 /workspace/coverage/cover_reg_top/27.xbar_smoke_large_delays.3284752794 Jan 21 06:41:18 PM PST 24 Jan 21 06:42:20 PM PST 24 5494838667 ps
T1869 /workspace/coverage/cover_reg_top/84.xbar_stress_all_with_reset_error.605457408 Jan 21 07:11:26 PM PST 24 Jan 21 07:16:05 PM PST 24 2362989986 ps
T1870 /workspace/coverage/cover_reg_top/40.xbar_stress_all_with_rand_reset.4209740159 Jan 21 07:21:35 PM PST 24 Jan 21 07:22:25 PM PST 24 170613967 ps
T1871 /workspace/coverage/cover_reg_top/87.xbar_random_zero_delays.3513821581 Jan 21 09:14:06 PM PST 24 Jan 21 09:14:30 PM PST 24 63646979 ps
T477 /workspace/coverage/cover_reg_top/24.chip_tl_errors.1761964460 Jan 21 06:38:59 PM PST 24 Jan 21 06:45:08 PM PST 24 4311765187 ps
T1872 /workspace/coverage/cover_reg_top/79.xbar_smoke.3296245419 Jan 21 07:09:01 PM PST 24 Jan 21 07:09:12 PM PST 24 227443426 ps
T513 /workspace/coverage/cover_reg_top/12.chip_tl_errors.2388116137 Jan 21 06:28:25 PM PST 24 Jan 21 06:31:59 PM PST 24 2622606860 ps
T1873 /workspace/coverage/cover_reg_top/32.xbar_stress_all_with_reset_error.986239659 Jan 21 06:45:23 PM PST 24 Jan 21 06:51:09 PM PST 24 5366544157 ps
T1874 /workspace/coverage/cover_reg_top/29.xbar_unmapped_addr.1085836055 Jan 21 06:43:27 PM PST 24 Jan 21 06:43:56 PM PST 24 199710974 ps
T1875 /workspace/coverage/cover_reg_top/1.chip_csr_rw.694214298 Jan 21 06:58:52 PM PST 24 Jan 21 07:08:43 PM PST 24 5594311739 ps
T1876 /workspace/coverage/cover_reg_top/1.xbar_smoke_slow_rsp.3009637645 Jan 21 06:14:16 PM PST 24 Jan 21 06:15:54 PM PST 24 5354246749 ps
T1877 /workspace/coverage/cover_reg_top/39.xbar_smoke_slow_rsp.2942361267 Jan 21 06:48:52 PM PST 24 Jan 21 06:50:07 PM PST 24 3858846371 ps
T1878 /workspace/coverage/cover_reg_top/3.xbar_random.2491260172 Jan 21 06:30:22 PM PST 24 Jan 21 06:31:58 PM PST 24 2133962922 ps
T1879 /workspace/coverage/cover_reg_top/49.xbar_error_random.3757482758 Jan 21 06:54:41 PM PST 24 Jan 21 06:55:14 PM PST 24 330051292 ps
T1880 /workspace/coverage/cover_reg_top/52.xbar_stress_all.2045222242 Jan 21 06:56:16 PM PST 24 Jan 21 07:01:18 PM PST 24 7042861954 ps
T1881 /workspace/coverage/cover_reg_top/16.chip_csr_mem_rw_with_rand_reset.3767803101 Jan 21 06:33:07 PM PST 24 Jan 21 06:40:03 PM PST 24 9575719078 ps
T1882 /workspace/coverage/cover_reg_top/1.xbar_stress_all_with_rand_reset.1179361185 Jan 21 06:14:52 PM PST 24 Jan 21 06:26:19 PM PST 24 5122155826 ps
T1883 /workspace/coverage/cover_reg_top/93.xbar_same_source.3470128448 Jan 21 07:15:09 PM PST 24 Jan 21 07:15:29 PM PST 24 244362566 ps
T1884 /workspace/coverage/cover_reg_top/89.xbar_access_same_device_slow_rsp.1510178199 Jan 21 07:13:22 PM PST 24 Jan 21 07:39:30 PM PST 24 91249241858 ps
T1885 /workspace/coverage/cover_reg_top/81.xbar_random_slow_rsp.3191024226 Jan 21 07:10:04 PM PST 24 Jan 21 07:20:07 PM PST 24 36547440074 ps
T1886 /workspace/coverage/cover_reg_top/42.xbar_stress_all_with_reset_error.4112736994 Jan 21 06:50:55 PM PST 24 Jan 21 06:59:22 PM PST 24 4624250358 ps
T1887 /workspace/coverage/cover_reg_top/94.xbar_stress_all.2839825854 Jan 21 07:15:35 PM PST 24 Jan 21 07:20:57 PM PST 24 7422121020 ps
T520 /workspace/coverage/cover_reg_top/46.xbar_stress_all.1275867537 Jan 21 06:53:14 PM PST 24 Jan 21 06:55:55 PM PST 24 1770322283 ps
T1888 /workspace/coverage/cover_reg_top/45.xbar_smoke_large_delays.3375380379 Jan 21 07:28:58 PM PST 24 Jan 21 07:30:37 PM PST 24 8333890898 ps
T1889 /workspace/coverage/cover_reg_top/27.xbar_access_same_device.1984701042 Jan 21 06:41:18 PM PST 24 Jan 21 06:42:25 PM PST 24 817936534 ps
T1890 /workspace/coverage/cover_reg_top/76.xbar_stress_all.2399436069 Jan 21 07:08:00 PM PST 24 Jan 21 07:11:33 PM PST 24 5436075927 ps
T1891 /workspace/coverage/cover_reg_top/16.xbar_smoke_large_delays.2193661610 Jan 21 06:32:17 PM PST 24 Jan 21 06:33:55 PM PST 24 9171242486 ps
T474 /workspace/coverage/cover_reg_top/19.chip_tl_errors.3796914404 Jan 21 07:44:59 PM PST 24 Jan 21 07:51:24 PM PST 24 4480368765 ps
T1892 /workspace/coverage/cover_reg_top/59.xbar_same_source.2089349992 Jan 21 06:59:53 PM PST 24 Jan 21 07:00:03 PM PST 24 209086381 ps
T1893 /workspace/coverage/cover_reg_top/17.xbar_random.2837051663 Jan 21 06:33:18 PM PST 24 Jan 21 06:34:45 PM PST 24 2229261138 ps
T1894 /workspace/coverage/cover_reg_top/18.xbar_stress_all.3545371371 Jan 21 06:51:53 PM PST 24 Jan 21 06:53:08 PM PST 24 1762392840 ps
T1895 /workspace/coverage/cover_reg_top/89.xbar_error_random.697693779 Jan 21 07:13:28 PM PST 24 Jan 21 07:14:34 PM PST 24 1775659632 ps
T1896 /workspace/coverage/cover_reg_top/47.xbar_same_source.2533277113 Jan 21 06:53:31 PM PST 24 Jan 21 06:54:54 PM PST 24 2665700721 ps
T609 /workspace/coverage/cover_reg_top/28.chip_tl_errors.2113035049 Jan 21 06:41:45 PM PST 24 Jan 21 06:48:48 PM PST 24 5040641450 ps
T1897 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_error.4223912219 Jan 21 06:30:42 PM PST 24 Jan 21 06:33:01 PM PST 24 3148087722 ps
T1898 /workspace/coverage/cover_reg_top/13.xbar_stress_all_with_error.1319868532 Jan 21 06:30:06 PM PST 24 Jan 21 06:39:59 PM PST 24 14399435004 ps
T1899 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_reset_error.258733547 Jan 21 07:09:49 PM PST 24 Jan 21 07:11:14 PM PST 24 262484353 ps
T1900 /workspace/coverage/cover_reg_top/17.xbar_random_zero_delays.3468487200 Jan 21 06:33:15 PM PST 24 Jan 21 06:33:31 PM PST 24 136778703 ps
T1901 /workspace/coverage/cover_reg_top/20.xbar_access_same_device.4022737172 Jan 21 06:36:15 PM PST 24 Jan 21 06:36:54 PM PST 24 438101590 ps
T1902 /workspace/coverage/cover_reg_top/2.xbar_random_zero_delays.3507384512 Jan 21 07:24:31 PM PST 24 Jan 21 07:25:23 PM PST 24 501937425 ps
T1903 /workspace/coverage/cover_reg_top/22.xbar_error_and_unmapped_addr.3464120972 Jan 21 06:37:57 PM PST 24 Jan 21 06:38:52 PM PST 24 1142765497 ps
T1904 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_rand_reset.705885045 Jan 21 07:00:03 PM PST 24 Jan 21 07:05:46 PM PST 24 1713892861 ps
T1905 /workspace/coverage/cover_reg_top/16.xbar_stress_all_with_rand_reset.4011006003 Jan 21 06:32:51 PM PST 24 Jan 21 06:38:06 PM PST 24 1924275785 ps
T1906 /workspace/coverage/cover_reg_top/72.xbar_stress_all.4052781959 Jan 21 07:06:26 PM PST 24 Jan 21 07:11:14 PM PST 24 3149459405 ps
T1907 /workspace/coverage/cover_reg_top/89.xbar_smoke_large_delays.2653925706 Jan 21 07:13:04 PM PST 24 Jan 21 07:14:41 PM PST 24 8899760418 ps
T1908 /workspace/coverage/cover_reg_top/96.xbar_access_same_device_slow_rsp.1584502180 Jan 21 07:16:16 PM PST 24 Jan 21 07:56:59 PM PST 24 135369795578 ps
T1909 /workspace/coverage/cover_reg_top/1.xbar_stress_all_with_error.2075950552 Jan 21 06:15:00 PM PST 24 Jan 21 06:20:01 PM PST 24 6169953280 ps
T1910 /workspace/coverage/cover_reg_top/69.xbar_random_large_delays.3508797519 Jan 21 07:04:50 PM PST 24 Jan 21 07:05:59 PM PST 24 6168135275 ps
T1911 /workspace/coverage/cover_reg_top/1.chip_prim_tl_access.344874116 Jan 21 06:13:59 PM PST 24 Jan 21 06:23:59 PM PST 24 9939305320 ps
T1912 /workspace/coverage/cover_reg_top/32.xbar_smoke_slow_rsp.3862004013 Jan 21 06:44:54 PM PST 24 Jan 21 06:46:20 PM PST 24 4659012267 ps
T1913 /workspace/coverage/cover_reg_top/74.xbar_random_slow_rsp.677416432 Jan 21 07:07:00 PM PST 24 Jan 21 07:09:11 PM PST 24 7406777185 ps
T1914 /workspace/coverage/cover_reg_top/1.xbar_unmapped_addr.3434646135 Jan 21 07:55:30 PM PST 24 Jan 21 07:56:06 PM PST 24 248489773 ps
T1915 /workspace/coverage/cover_reg_top/16.xbar_random.1428814114 Jan 21 06:32:22 PM PST 24 Jan 21 06:32:48 PM PST 24 257109721 ps
T1916 /workspace/coverage/cover_reg_top/17.xbar_smoke_zero_delays.693011656 Jan 21 07:00:40 PM PST 24 Jan 21 07:00:53 PM PST 24 53292434 ps
T1917 /workspace/coverage/cover_reg_top/68.xbar_access_same_device.1314931844 Jan 21 07:04:25 PM PST 24 Jan 21 07:05:24 PM PST 24 1422924571 ps
T1918 /workspace/coverage/cover_reg_top/7.chip_csr_rw.1379343194 Jan 21 06:24:06 PM PST 24 Jan 21 06:35:27 PM PST 24 5535712515 ps
T1919 /workspace/coverage/cover_reg_top/82.xbar_stress_all.1107891545 Jan 21 07:10:38 PM PST 24 Jan 21 07:14:18 PM PST 24 5618002638 ps
T1920 /workspace/coverage/cover_reg_top/91.xbar_stress_all_with_error.2396768201 Jan 21 07:36:29 PM PST 24 Jan 21 07:38:01 PM PST 24 1220959404 ps
T1921 /workspace/coverage/cover_reg_top/11.xbar_smoke_large_delays.703319070 Jan 21 06:27:10 PM PST 24 Jan 21 06:29:00 PM PST 24 9406549999 ps
T1922 /workspace/coverage/cover_reg_top/91.xbar_access_same_device_slow_rsp.3594301040 Jan 21 07:14:11 PM PST 24 Jan 21 07:33:08 PM PST 24 64364346287 ps
T1923 /workspace/coverage/cover_reg_top/23.xbar_smoke_large_delays.4180759568 Jan 21 07:10:46 PM PST 24 Jan 21 07:12:01 PM PST 24 6751087862 ps
T1924 /workspace/coverage/cover_reg_top/42.xbar_random_zero_delays.2777364389 Jan 21 08:14:21 PM PST 24 Jan 21 08:15:24 PM PST 24 639874037 ps
T1925 /workspace/coverage/cover_reg_top/50.xbar_random_large_delays.3105145668 Jan 21 06:55:02 PM PST 24 Jan 21 07:14:07 PM PST 24 104383081790 ps
T1926 /workspace/coverage/cover_reg_top/5.xbar_stress_all.1821570711 Jan 21 06:20:12 PM PST 24 Jan 21 06:20:58 PM PST 24 1037693155 ps
T1927 /workspace/coverage/cover_reg_top/78.xbar_random_large_delays.2967918340 Jan 21 07:08:41 PM PST 24 Jan 21 07:27:46 PM PST 24 96825839596 ps
T1928 /workspace/coverage/cover_reg_top/7.chip_csr_mem_rw_with_rand_reset.1697670591 Jan 21 06:24:05 PM PST 24 Jan 21 06:31:39 PM PST 24 10535505784 ps
T1929 /workspace/coverage/cover_reg_top/8.xbar_stress_all_with_reset_error.152343617 Jan 21 06:24:28 PM PST 24 Jan 21 06:27:16 PM PST 24 3383468438 ps
T1930 /workspace/coverage/cover_reg_top/69.xbar_same_source.477860786 Jan 21 07:33:10 PM PST 24 Jan 21 07:34:15 PM PST 24 2010983709 ps
T750 /workspace/coverage/cover_reg_top/23.chip_tl_errors.2419967423 Jan 21 06:38:20 PM PST 24 Jan 21 06:41:37 PM PST 24 3370347420 ps
T1931 /workspace/coverage/cover_reg_top/53.xbar_smoke_slow_rsp.174892272 Jan 21 07:37:10 PM PST 24 Jan 21 07:39:26 PM PST 24 6586210450 ps
T1932 /workspace/coverage/cover_reg_top/29.xbar_smoke.605022158 Jan 21 06:43:01 PM PST 24 Jan 21 06:43:12 PM PST 24 39247280 ps
T1933 /workspace/coverage/cover_reg_top/67.xbar_access_same_device.4014996189 Jan 21 07:03:56 PM PST 24 Jan 21 07:04:50 PM PST 24 1206928318 ps
T1934 /workspace/coverage/cover_reg_top/66.xbar_unmapped_addr.1773478967 Jan 21 07:03:40 PM PST 24 Jan 21 07:04:47 PM PST 24 1366316387 ps
T645 /workspace/coverage/cover_reg_top/13.xbar_error_random.2652457835 Jan 21 06:29:45 PM PST 24 Jan 21 06:31:13 PM PST 24 2275982168 ps
T681 /workspace/coverage/cover_reg_top/4.chip_tl_errors.1364308906 Jan 21 06:18:09 PM PST 24 Jan 21 06:22:11 PM PST 24 2874839211 ps
T1935 /workspace/coverage/cover_reg_top/26.xbar_error_random.1664564571 Jan 21 07:58:16 PM PST 24 Jan 21 07:59:00 PM PST 24 1043177626 ps
T1936 /workspace/coverage/cover_reg_top/92.xbar_access_same_device_slow_rsp.391397355 Jan 21 07:14:38 PM PST 24 Jan 21 07:19:33 PM PST 24 15907087572 ps
T1937 /workspace/coverage/cover_reg_top/52.xbar_stress_all_with_reset_error.3788944878 Jan 21 06:56:19 PM PST 24 Jan 21 07:10:28 PM PST 24 7053595990 ps
T1938 /workspace/coverage/cover_reg_top/30.xbar_smoke_slow_rsp.2477291316 Jan 21 06:57:49 PM PST 24 Jan 21 06:59:29 PM PST 24 5053312723 ps
T1939 /workspace/coverage/cover_reg_top/41.xbar_smoke_zero_delays.2201325852 Jan 21 06:49:56 PM PST 24 Jan 21 06:50:04 PM PST 24 42481770 ps
T1940 /workspace/coverage/cover_reg_top/23.xbar_stress_all_with_error.1182380764 Jan 21 07:05:34 PM PST 24 Jan 21 07:11:21 PM PST 24 9252578028 ps
T1941 /workspace/coverage/cover_reg_top/77.xbar_random_large_delays.307550703 Jan 21 07:08:07 PM PST 24 Jan 21 07:25:55 PM PST 24 94490683152 ps
T1942 /workspace/coverage/cover_reg_top/42.xbar_smoke_zero_delays.3268606709 Jan 21 07:07:51 PM PST 24 Jan 21 07:07:58 PM PST 24 36897311 ps
T1943 /workspace/coverage/cover_reg_top/32.xbar_error_random.1306464005 Jan 21 06:45:06 PM PST 24 Jan 21 06:45:47 PM PST 24 437446728 ps
T1944 /workspace/coverage/cover_reg_top/3.xbar_smoke_zero_delays.1578241293 Jan 21 06:45:54 PM PST 24 Jan 21 06:46:01 PM PST 24 42398162 ps
T1945 /workspace/coverage/cover_reg_top/20.xbar_random.2387600609 Jan 21 07:00:24 PM PST 24 Jan 21 07:01:12 PM PST 24 514769609 ps
T1946 /workspace/coverage/cover_reg_top/47.xbar_smoke_zero_delays.3474442555 Jan 21 06:53:15 PM PST 24 Jan 21 06:53:22 PM PST 24 50642521 ps
T1947 /workspace/coverage/cover_reg_top/88.xbar_stress_all.1370906609 Jan 21 07:13:04 PM PST 24 Jan 21 07:13:24 PM PST 24 145346511 ps
T1948 /workspace/coverage/cover_reg_top/61.xbar_smoke.3809118543 Jan 21 07:00:35 PM PST 24 Jan 21 07:00:46 PM PST 24 186543636 ps
T1949 /workspace/coverage/cover_reg_top/94.xbar_random_large_delays.1219627999 Jan 21 07:15:38 PM PST 24 Jan 21 07:16:46 PM PST 24 5829662826 ps
T1950 /workspace/coverage/cover_reg_top/11.chip_csr_mem_rw_with_rand_reset.3324370774 Jan 21 06:28:23 PM PST 24 Jan 21 06:34:42 PM PST 24 7275176744 ps
T1951 /workspace/coverage/cover_reg_top/0.xbar_random_large_delays.3604736663 Jan 21 06:12:17 PM PST 24 Jan 21 06:21:55 PM PST 24 51859093148 ps
T1952 /workspace/coverage/cover_reg_top/78.xbar_smoke_zero_delays.3181044504 Jan 21 07:08:28 PM PST 24 Jan 21 07:08:34 PM PST 24 43812695 ps
T1953 /workspace/coverage/cover_reg_top/77.xbar_random.2260826551 Jan 21 07:07:59 PM PST 24 Jan 21 07:08:19 PM PST 24 406665727 ps
T1954 /workspace/coverage/cover_reg_top/23.xbar_error_random.3559931991 Jan 21 06:38:42 PM PST 24 Jan 21 06:39:28 PM PST 24 1131089936 ps
T1955 /workspace/coverage/cover_reg_top/45.xbar_same_source.2751960452 Jan 21 06:52:31 PM PST 24 Jan 21 06:53:33 PM PST 24 1814622662 ps
T1956 /workspace/coverage/cover_reg_top/77.xbar_smoke_large_delays.1845700241 Jan 21 07:08:02 PM PST 24 Jan 21 07:09:31 PM PST 24 8724259219 ps
T1957 /workspace/coverage/cover_reg_top/57.xbar_smoke.334947136 Jan 21 06:58:32 PM PST 24 Jan 21 06:58:44 PM PST 24 227372832 ps
T1958 /workspace/coverage/cover_reg_top/26.xbar_random_slow_rsp.843005263 Jan 21 06:41:19 PM PST 24 Jan 21 06:41:51 PM PST 24 1642303008 ps
T749 /workspace/coverage/cover_reg_top/18.chip_tl_errors.3017485216 Jan 21 06:33:50 PM PST 24 Jan 21 06:37:26 PM PST 24 2836530006 ps
T1959 /workspace/coverage/cover_reg_top/73.xbar_same_source.2609995909 Jan 21 07:06:43 PM PST 24 Jan 21 07:07:05 PM PST 24 434664027 ps
T1960 /workspace/coverage/cover_reg_top/86.xbar_smoke_large_delays.1357768581 Jan 21 07:11:51 PM PST 24 Jan 21 07:13:42 PM PST 24 9844211582 ps
T616 /workspace/coverage/cover_reg_top/76.xbar_stress_all_with_error.1021095475 Jan 21 07:44:22 PM PST 24 Jan 21 07:50:23 PM PST 24 9047729198 ps
T1961 /workspace/coverage/cover_reg_top/3.chip_csr_bit_bash.712777532 Jan 21 06:16:52 PM PST 24 Jan 21 07:43:07 PM PST 24 38736459456 ps
T1962 /workspace/coverage/cover_reg_top/50.xbar_error_random.3896958797 Jan 21 06:55:14 PM PST 24 Jan 21 06:56:02 PM PST 24 570132572 ps
T1963 /workspace/coverage/cover_reg_top/69.xbar_stress_all_with_error.2551876595 Jan 21 07:27:37 PM PST 24 Jan 21 07:31:42 PM PST 24 6189666858 ps
T1964 /workspace/coverage/cover_reg_top/87.xbar_smoke_zero_delays.3101927596 Jan 21 07:44:34 PM PST 24 Jan 21 07:44:41 PM PST 24 44446878 ps
T1965 /workspace/coverage/cover_reg_top/4.xbar_smoke_slow_rsp.1181559158 Jan 21 06:18:30 PM PST 24 Jan 21 06:20:09 PM PST 24 5059015957 ps
T1966 /workspace/coverage/cover_reg_top/55.xbar_random_slow_rsp.1515425588 Jan 21 06:57:49 PM PST 24 Jan 21 07:02:27 PM PST 24 15359537191 ps
T1967 /workspace/coverage/cover_reg_top/88.xbar_error_random.2327019926 Jan 21 07:13:01 PM PST 24 Jan 21 07:13:11 PM PST 24 139613632 ps
T1968 /workspace/coverage/cover_reg_top/21.xbar_error_random.3198334305 Jan 21 06:37:05 PM PST 24 Jan 21 06:37:37 PM PST 24 845451230 ps
T1969 /workspace/coverage/cover_reg_top/65.xbar_stress_all_with_error.1270110824 Jan 21 07:03:08 PM PST 24 Jan 21 07:07:06 PM PST 24 6462962545 ps
T1970 /workspace/coverage/cover_reg_top/44.xbar_smoke.1988415848 Jan 21 06:51:25 PM PST 24 Jan 21 06:51:35 PM PST 24 205296531 ps
T1971 /workspace/coverage/cover_reg_top/89.xbar_access_same_device.4274001395 Jan 21 07:13:15 PM PST 24 Jan 21 07:14:45 PM PST 24 1337998778 ps
T1972 /workspace/coverage/cover_reg_top/38.xbar_stress_all.422062311 Jan 21 07:17:47 PM PST 24 Jan 21 07:27:46 PM PST 24 13466197630 ps
T1973 /workspace/coverage/cover_reg_top/20.xbar_stress_all_with_rand_reset.814430134 Jan 21 08:16:12 PM PST 24 Jan 21 08:21:10 PM PST 24 4074508102 ps
T1974 /workspace/coverage/cover_reg_top/86.xbar_random_large_delays.2087763546 Jan 21 07:12:00 PM PST 24 Jan 21 07:23:42 PM PST 24 64073136354 ps
T1975 /workspace/coverage/cover_reg_top/31.xbar_access_same_device_slow_rsp.934568093 Jan 21 06:44:35 PM PST 24 Jan 21 06:55:20 PM PST 24 33997447039 ps
T1976 /workspace/coverage/cover_reg_top/39.xbar_random.276924252 Jan 21 06:48:57 PM PST 24 Jan 21 06:50:35 PM PST 24 2354492815 ps
T610 /workspace/coverage/cover_reg_top/14.chip_tl_errors.1546893218 Jan 21 06:30:05 PM PST 24 Jan 21 06:33:37 PM PST 24 2839481850 ps
T1977 /workspace/coverage/cover_reg_top/87.xbar_error_and_unmapped_addr.4141641559 Jan 21 07:12:35 PM PST 24 Jan 21 07:12:52 PM PST 24 218185260 ps
T1978 /workspace/coverage/cover_reg_top/3.xbar_error_and_unmapped_addr.4105342631 Jan 21 06:17:28 PM PST 24 Jan 21 06:17:45 PM PST 24 106712101 ps
T1979 /workspace/coverage/cover_reg_top/35.xbar_random_large_delays.785824883 Jan 21 06:46:38 PM PST 24 Jan 21 06:51:43 PM PST 24 27567719961 ps
T1980 /workspace/coverage/cover_reg_top/64.xbar_stress_all_with_rand_reset.1855901226 Jan 21 07:02:48 PM PST 24 Jan 21 07:04:22 PM PST 24 363765620 ps
T1981 /workspace/coverage/cover_reg_top/41.xbar_random_zero_delays.2371651514 Jan 21 06:50:07 PM PST 24 Jan 21 06:50:38 PM PST 24 295258377 ps
T1982 /workspace/coverage/cover_reg_top/92.xbar_random_slow_rsp.3742254510 Jan 21 07:14:33 PM PST 24 Jan 21 07:30:33 PM PST 24 49046978521 ps
T1983 /workspace/coverage/cover_reg_top/83.xbar_smoke_slow_rsp.1856065218 Jan 21 07:10:44 PM PST 24 Jan 21 07:12:17 PM PST 24 5024197894 ps
T1984 /workspace/coverage/cover_reg_top/82.xbar_access_same_device_slow_rsp.1255796187 Jan 21 07:42:38 PM PST 24 Jan 21 08:02:51 PM PST 24 67290503550 ps
T719 /workspace/coverage/cover_reg_top/16.chip_tl_errors.1568252872 Jan 21 06:32:08 PM PST 24 Jan 21 06:36:22 PM PST 24 3605546344 ps
T1985 /workspace/coverage/cover_reg_top/87.xbar_smoke_slow_rsp.2377830202 Jan 21 07:12:24 PM PST 24 Jan 21 07:13:41 PM PST 24 4045013419 ps
T1986 /workspace/coverage/cover_reg_top/2.chip_prim_tl_access.901300528 Jan 21 06:15:28 PM PST 24 Jan 21 06:22:48 PM PST 24 12134209452 ps
T1987 /workspace/coverage/cover_reg_top/4.xbar_random_zero_delays.3448937277 Jan 21 06:18:29 PM PST 24 Jan 21 06:18:43 PM PST 24 25529443 ps
T1988 /workspace/coverage/cover_reg_top/77.xbar_error_and_unmapped_addr.759576531 Jan 21 07:08:21 PM PST 24 Jan 21 07:09:05 PM PST 24 1019608239 ps
T1989 /workspace/coverage/cover_reg_top/34.xbar_random.1484073939 Jan 21 06:46:12 PM PST 24 Jan 21 06:47:55 PM PST 24 2508951277 ps
T1990 /workspace/coverage/cover_reg_top/33.xbar_same_source.2787896864 Jan 21 06:45:39 PM PST 24 Jan 21 06:47:10 PM PST 24 2646501507 ps
T1991 /workspace/coverage/cover_reg_top/39.xbar_random_slow_rsp.59922962 Jan 21 06:49:05 PM PST 24 Jan 21 07:09:38 PM PST 24 67937271134 ps
T1992 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_rand_reset.4228223399 Jan 21 06:57:26 PM PST 24 Jan 21 06:58:23 PM PST 24 159560926 ps
T1993 /workspace/coverage/cover_reg_top/11.xbar_random_slow_rsp.3083860777 Jan 21 06:27:25 PM PST 24 Jan 21 06:28:20 PM PST 24 2927920257 ps
T1994 /workspace/coverage/cover_reg_top/33.xbar_stress_all.2151885848 Jan 21 06:45:43 PM PST 24 Jan 21 06:47:09 PM PST 24 801082386 ps
T1995 /workspace/coverage/cover_reg_top/63.xbar_random.1964326332 Jan 21 07:01:43 PM PST 24 Jan 21 07:02:37 PM PST 24 1292992045 ps
T682 /workspace/coverage/cover_reg_top/98.xbar_access_same_device_slow_rsp.1285202878 Jan 21 07:17:01 PM PST 24 Jan 21 07:31:38 PM PST 24 50272394507 ps
T1996 /workspace/coverage/cover_reg_top/0.chip_csr_bit_bash.3221827051 Jan 21 06:25:22 PM PST 24 Jan 21 09:17:05 PM PST 24 93030231202 ps
T1997 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_reset_error.3632536747 Jan 21 07:00:17 PM PST 24 Jan 21 07:04:18 PM PST 24 2220503778 ps
T1998 /workspace/coverage/cover_reg_top/14.xbar_smoke_slow_rsp.2646428169 Jan 21 06:30:16 PM PST 24 Jan 21 06:31:13 PM PST 24 2922759614 ps
T1999 /workspace/coverage/cover_reg_top/33.xbar_random_zero_delays.3851454945 Jan 21 07:30:23 PM PST 24 Jan 21 07:30:31 PM PST 24 40278446 ps
T2000 /workspace/coverage/cover_reg_top/72.xbar_smoke_large_delays.1910184156 Jan 21 07:06:00 PM PST 24 Jan 21 07:07:26 PM PST 24 7877842322 ps
T2001 /workspace/coverage/cover_reg_top/56.xbar_random_slow_rsp.2632868832 Jan 21 06:58:14 PM PST 24 Jan 21 07:17:04 PM PST 24 61901030386 ps
T2002 /workspace/coverage/cover_reg_top/74.xbar_stress_all_with_rand_reset.3513677749 Jan 21 07:59:47 PM PST 24 Jan 21 08:01:21 PM PST 24 214529739 ps
T2003 /workspace/coverage/cover_reg_top/11.xbar_stress_all_with_rand_reset.574830256 Jan 21 06:27:56 PM PST 24 Jan 21 06:40:04 PM PST 24 10564165210 ps
T2004 /workspace/coverage/cover_reg_top/9.xbar_stress_all_with_rand_reset.3367325613 Jan 21 06:25:12 PM PST 24 Jan 21 06:46:11 PM PST 24 10688783917 ps
T2005 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_reset_error.3427038343 Jan 21 06:38:10 PM PST 24 Jan 21 06:45:26 PM PST 24 3975758848 ps
T2006 /workspace/coverage/cover_reg_top/14.xbar_error_random.1788290068 Jan 21 06:30:20 PM PST 24 Jan 21 06:31:07 PM PST 24 411636668 ps
T2007 /workspace/coverage/cover_reg_top/76.xbar_same_source.1190597492 Jan 21 07:07:48 PM PST 24 Jan 21 07:09:10 PM PST 24 2508500278 ps
T2008 /workspace/coverage/cover_reg_top/4.xbar_smoke_large_delays.1974719722 Jan 21 06:18:18 PM PST 24 Jan 21 06:19:49 PM PST 24 8557199988 ps
T2009 /workspace/coverage/cover_reg_top/1.xbar_random_large_delays.2580813442 Jan 21 07:08:26 PM PST 24 Jan 21 07:09:31 PM PST 24 5542653003 ps
T2010 /workspace/coverage/cover_reg_top/5.xbar_random_large_delays.2221355213 Jan 21 06:19:50 PM PST 24 Jan 21 06:39:36 PM PST 24 110856833350 ps
T2011 /workspace/coverage/cover_reg_top/6.xbar_unmapped_addr.3107693031 Jan 21 06:21:16 PM PST 24 Jan 21 06:21:47 PM PST 24 141768366 ps
T2012 /workspace/coverage/cover_reg_top/87.xbar_smoke_large_delays.3826786594 Jan 21 07:12:32 PM PST 24 Jan 21 07:14:28 PM PST 24 9835496575 ps
T2013 /workspace/coverage/cover_reg_top/10.chip_csr_mem_rw_with_rand_reset.1819665285 Jan 21 06:26:47 PM PST 24 Jan 21 06:30:46 PM PST 24 4312846836 ps
T2014 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_rand_reset.1808104428 Jan 21 06:43:29 PM PST 24 Jan 21 07:00:14 PM PST 24 20496033032 ps
T2015 /workspace/coverage/cover_reg_top/24.xbar_stress_all.1439758787 Jan 21 06:39:32 PM PST 24 Jan 21 06:47:03 PM PST 24 11309226479 ps
T2016 /workspace/coverage/cover_reg_top/35.xbar_same_source.3239948948 Jan 21 07:16:11 PM PST 24 Jan 21 07:16:35 PM PST 24 651282642 ps
T2017 /workspace/coverage/cover_reg_top/72.xbar_random_zero_delays.2802006351 Jan 21 07:06:02 PM PST 24 Jan 21 07:06:29 PM PST 24 260417868 ps
T2018 /workspace/coverage/cover_reg_top/3.xbar_random_zero_delays.2581255092 Jan 21 07:35:14 PM PST 24 Jan 21 07:36:05 PM PST 24 512152998 ps
T2019 /workspace/coverage/cover_reg_top/37.xbar_smoke_zero_delays.3563580724 Jan 21 06:47:37 PM PST 24 Jan 21 06:47:45 PM PST 24 48406364 ps
T2020 /workspace/coverage/cover_reg_top/8.chip_csr_rw.3983872015 Jan 21 06:24:28 PM PST 24 Jan 21 06:31:16 PM PST 24 4657982920 ps
T2021 /workspace/coverage/cover_reg_top/29.xbar_random.2814306533 Jan 21 07:02:48 PM PST 24 Jan 21 07:03:32 PM PST 24 969087967 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%