Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.12 95.41 94.25 95.00 94.90 97.57 99.58


Total test records in report: 2849
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html
T1603 /workspace/coverage/cover_reg_top/15.xbar_smoke.2125902682 Mar 03 03:09:39 PM PST 24 Mar 03 03:09:46 PM PST 24 44518920 ps
T1604 /workspace/coverage/cover_reg_top/4.xbar_random.4135299674 Mar 03 03:08:12 PM PST 24 Mar 03 03:08:21 PM PST 24 65930610 ps
T1605 /workspace/coverage/cover_reg_top/79.xbar_random_large_delays.2714600578 Mar 03 03:21:45 PM PST 24 Mar 03 03:24:51 PM PST 24 15827806805 ps
T1606 /workspace/coverage/cover_reg_top/7.xbar_random_zero_delays.3319361235 Mar 03 03:08:19 PM PST 24 Mar 03 03:08:26 PM PST 24 36979664 ps
T1607 /workspace/coverage/cover_reg_top/95.xbar_smoke_large_delays.3813481754 Mar 03 03:24:18 PM PST 24 Mar 03 03:26:08 PM PST 24 10584495281 ps
T1608 /workspace/coverage/cover_reg_top/15.xbar_smoke_zero_delays.3584470979 Mar 03 03:09:43 PM PST 24 Mar 03 03:09:51 PM PST 24 54158144 ps
T488 /workspace/coverage/cover_reg_top/29.chip_tl_errors.261872683 Mar 03 03:12:22 PM PST 24 Mar 03 03:14:37 PM PST 24 3296505838 ps
T1609 /workspace/coverage/cover_reg_top/4.xbar_random_large_delays.2094443086 Mar 03 03:08:08 PM PST 24 Mar 03 03:18:38 PM PST 24 57563019693 ps
T1610 /workspace/coverage/cover_reg_top/73.xbar_smoke.218819185 Mar 03 03:20:41 PM PST 24 Mar 03 03:20:47 PM PST 24 39222402 ps
T1611 /workspace/coverage/cover_reg_top/8.xbar_access_same_device_slow_rsp.3373297075 Mar 03 03:08:17 PM PST 24 Mar 03 03:33:18 PM PST 24 90289483047 ps
T1612 /workspace/coverage/cover_reg_top/60.xbar_random.2104987341 Mar 03 03:18:14 PM PST 24 Mar 03 03:19:11 PM PST 24 1558670335 ps
T408 /workspace/coverage/cover_reg_top/95.xbar_stress_all.2791948046 Mar 03 03:24:29 PM PST 24 Mar 03 03:27:44 PM PST 24 2690466823 ps
T1613 /workspace/coverage/cover_reg_top/85.xbar_smoke_large_delays.2774648945 Mar 03 03:22:46 PM PST 24 Mar 03 03:24:04 PM PST 24 7881015939 ps
T1614 /workspace/coverage/cover_reg_top/54.xbar_random_large_delays.2618004488 Mar 03 03:17:04 PM PST 24 Mar 03 03:25:21 PM PST 24 42555066699 ps
T661 /workspace/coverage/cover_reg_top/54.xbar_same_source.4023094109 Mar 03 03:17:12 PM PST 24 Mar 03 03:17:56 PM PST 24 1487899434 ps
T1615 /workspace/coverage/cover_reg_top/93.xbar_smoke.3244734021 Mar 03 03:24:05 PM PST 24 Mar 03 03:24:11 PM PST 24 43392107 ps
T1616 /workspace/coverage/cover_reg_top/47.xbar_stress_all_with_error.711535848 Mar 03 03:16:01 PM PST 24 Mar 03 03:16:16 PM PST 24 221713437 ps
T1617 /workspace/coverage/cover_reg_top/76.xbar_error_and_unmapped_addr.2821858513 Mar 03 03:21:12 PM PST 24 Mar 03 03:21:17 PM PST 24 18127896 ps
T647 /workspace/coverage/cover_reg_top/19.xbar_stress_all.2069764120 Mar 03 03:10:26 PM PST 24 Mar 03 03:15:23 PM PST 24 8082558960 ps
T1618 /workspace/coverage/cover_reg_top/94.xbar_error_and_unmapped_addr.2161835068 Mar 03 03:24:36 PM PST 24 Mar 03 03:25:29 PM PST 24 1450215659 ps
T595 /workspace/coverage/cover_reg_top/14.xbar_same_source.2874185954 Mar 03 03:09:36 PM PST 24 Mar 03 03:10:11 PM PST 24 517458542 ps
T509 /workspace/coverage/cover_reg_top/9.chip_tl_errors.1078386557 Mar 03 03:08:21 PM PST 24 Mar 03 03:12:43 PM PST 24 3660444056 ps
T1619 /workspace/coverage/cover_reg_top/32.xbar_smoke.3344093813 Mar 03 03:12:48 PM PST 24 Mar 03 03:12:56 PM PST 24 198621894 ps
T1620 /workspace/coverage/cover_reg_top/24.xbar_smoke_zero_delays.2894386907 Mar 03 03:11:19 PM PST 24 Mar 03 03:11:25 PM PST 24 34590025 ps
T1621 /workspace/coverage/cover_reg_top/23.xbar_unmapped_addr.980705898 Mar 03 03:11:22 PM PST 24 Mar 03 03:11:51 PM PST 24 252770565 ps
T872 /workspace/coverage/cover_reg_top/10.xbar_stress_all_with_rand_reset.806268478 Mar 03 03:08:27 PM PST 24 Mar 03 03:11:39 PM PST 24 1409837533 ps
T572 /workspace/coverage/cover_reg_top/8.xbar_stress_all.2973292285 Mar 03 03:08:36 PM PST 24 Mar 03 03:14:54 PM PST 24 10444510483 ps
T1622 /workspace/coverage/cover_reg_top/66.xbar_error_random.3185107155 Mar 03 03:19:29 PM PST 24 Mar 03 03:20:41 PM PST 24 2243508439 ps
T394 /workspace/coverage/cover_reg_top/16.xbar_stress_all_with_rand_reset.3503728557 Mar 03 03:09:52 PM PST 24 Mar 03 03:22:15 PM PST 24 14626401376 ps
T1623 /workspace/coverage/cover_reg_top/6.xbar_smoke_zero_delays.877396712 Mar 03 03:08:19 PM PST 24 Mar 03 03:08:26 PM PST 24 52601151 ps
T358 /workspace/coverage/cover_reg_top/16.chip_same_csr_outstanding.3842381731 Mar 03 03:09:48 PM PST 24 Mar 03 04:24:32 PM PST 24 30379027822 ps
T584 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_rand_reset.3733184244 Mar 03 03:16:23 PM PST 24 Mar 03 03:22:01 PM PST 24 4964678852 ps
T1624 /workspace/coverage/cover_reg_top/21.xbar_smoke_slow_rsp.3400264898 Mar 03 03:10:45 PM PST 24 Mar 03 03:12:07 PM PST 24 5067931329 ps
T1625 /workspace/coverage/cover_reg_top/15.xbar_smoke_slow_rsp.1642521453 Mar 03 03:09:38 PM PST 24 Mar 03 03:11:15 PM PST 24 5961620897 ps
T1626 /workspace/coverage/cover_reg_top/73.xbar_smoke_slow_rsp.1973997579 Mar 03 03:20:40 PM PST 24 Mar 03 03:22:20 PM PST 24 5730627363 ps
T864 /workspace/coverage/cover_reg_top/92.xbar_access_same_device_slow_rsp.3065232474 Mar 03 03:23:57 PM PST 24 Mar 03 03:55:23 PM PST 24 102711497783 ps
T461 /workspace/coverage/cover_reg_top/54.xbar_random_zero_delays.3095169978 Mar 03 03:17:07 PM PST 24 Mar 03 03:17:26 PM PST 24 205156209 ps
T428 /workspace/coverage/cover_reg_top/99.xbar_stress_all_with_rand_reset.1313129638 Mar 03 03:25:12 PM PST 24 Mar 03 03:26:28 PM PST 24 153713285 ps
T426 /workspace/coverage/cover_reg_top/39.xbar_stress_all.1338415982 Mar 03 03:14:21 PM PST 24 Mar 03 03:17:07 PM PST 24 4886852270 ps
T556 /workspace/coverage/cover_reg_top/27.xbar_stress_all.1736153629 Mar 03 03:12:00 PM PST 24 Mar 03 03:14:11 PM PST 24 3599865145 ps
T1627 /workspace/coverage/cover_reg_top/39.xbar_random_zero_delays.638136019 Mar 03 03:14:16 PM PST 24 Mar 03 03:14:33 PM PST 24 147750149 ps
T554 /workspace/coverage/cover_reg_top/79.xbar_random_slow_rsp.988526401 Mar 03 03:21:44 PM PST 24 Mar 03 03:22:38 PM PST 24 3173078282 ps
T1628 /workspace/coverage/cover_reg_top/93.xbar_access_same_device.4062403979 Mar 03 03:24:11 PM PST 24 Mar 03 03:25:39 PM PST 24 2195698784 ps
T613 /workspace/coverage/cover_reg_top/78.xbar_random_slow_rsp.3474791611 Mar 03 03:21:37 PM PST 24 Mar 03 03:42:22 PM PST 24 67005216565 ps
T450 /workspace/coverage/cover_reg_top/23.xbar_access_same_device_slow_rsp.2841842703 Mar 03 03:11:14 PM PST 24 Mar 03 03:48:43 PM PST 24 130743486174 ps
T498 /workspace/coverage/cover_reg_top/19.chip_tl_errors.3788207712 Mar 03 03:10:25 PM PST 24 Mar 03 03:15:03 PM PST 24 3693865080 ps
T1629 /workspace/coverage/cover_reg_top/43.xbar_access_same_device.4062605036 Mar 03 03:15:04 PM PST 24 Mar 03 03:15:32 PM PST 24 246562714 ps
T418 /workspace/coverage/cover_reg_top/56.xbar_access_same_device_slow_rsp.2830924237 Mar 03 03:17:35 PM PST 24 Mar 03 03:53:52 PM PST 24 131435934597 ps
T648 /workspace/coverage/cover_reg_top/34.xbar_random.3267679399 Mar 03 03:13:10 PM PST 24 Mar 03 03:13:44 PM PST 24 377216466 ps
T389 /workspace/coverage/cover_reg_top/90.xbar_stress_all_with_rand_reset.1930218289 Mar 03 03:23:39 PM PST 24 Mar 03 03:24:00 PM PST 24 65825525 ps
T1630 /workspace/coverage/cover_reg_top/34.xbar_error_random.1835440962 Mar 03 03:13:12 PM PST 24 Mar 03 03:13:24 PM PST 24 317079974 ps
T1631 /workspace/coverage/cover_reg_top/13.xbar_stress_all.531180344 Mar 03 03:09:29 PM PST 24 Mar 03 03:14:43 PM PST 24 9344715270 ps
T441 /workspace/coverage/cover_reg_top/81.xbar_stress_all_with_rand_reset.1103245026 Mar 03 03:22:05 PM PST 24 Mar 03 03:32:50 PM PST 24 15341459468 ps
T612 /workspace/coverage/cover_reg_top/86.xbar_stress_all_with_error.2157317484 Mar 03 03:23:16 PM PST 24 Mar 03 03:32:18 PM PST 24 15064694130 ps
T462 /workspace/coverage/cover_reg_top/8.xbar_stress_all_with_rand_reset.2631823658 Mar 03 03:08:20 PM PST 24 Mar 03 03:10:09 PM PST 24 1201186823 ps
T1632 /workspace/coverage/cover_reg_top/38.xbar_stress_all_with_reset_error.4101773795 Mar 03 03:14:08 PM PST 24 Mar 03 03:22:48 PM PST 24 4023598095 ps
T1633 /workspace/coverage/cover_reg_top/52.xbar_random.1346523587 Mar 03 03:16:47 PM PST 24 Mar 03 03:17:01 PM PST 24 123769374 ps
T1634 /workspace/coverage/cover_reg_top/36.xbar_stress_all_with_reset_error.344842660 Mar 03 03:13:50 PM PST 24 Mar 03 03:17:26 PM PST 24 653974820 ps
T1635 /workspace/coverage/cover_reg_top/83.xbar_random_large_delays.4265531496 Mar 03 03:22:30 PM PST 24 Mar 03 03:24:57 PM PST 24 13053979160 ps
T865 /workspace/coverage/cover_reg_top/17.xbar_stress_all_with_reset_error.971432542 Mar 03 03:10:09 PM PST 24 Mar 03 03:12:37 PM PST 24 654462644 ps
T640 /workspace/coverage/cover_reg_top/39.xbar_random.3521587977 Mar 03 03:14:13 PM PST 24 Mar 03 03:15:32 PM PST 24 2144265118 ps
T1636 /workspace/coverage/cover_reg_top/23.xbar_smoke_slow_rsp.113404975 Mar 03 03:11:09 PM PST 24 Mar 03 03:12:50 PM PST 24 5583750920 ps
T1637 /workspace/coverage/cover_reg_top/46.xbar_error_and_unmapped_addr.2415668871 Mar 03 03:15:43 PM PST 24 Mar 03 03:16:16 PM PST 24 266458543 ps
T1638 /workspace/coverage/cover_reg_top/91.xbar_smoke_slow_rsp.2884501349 Mar 03 03:23:49 PM PST 24 Mar 03 03:25:39 PM PST 24 6313004255 ps
T1639 /workspace/coverage/cover_reg_top/48.xbar_smoke.1884477119 Mar 03 03:16:06 PM PST 24 Mar 03 03:16:15 PM PST 24 232687002 ps
T391 /workspace/coverage/cover_reg_top/53.xbar_access_same_device_slow_rsp.2738337391 Mar 03 03:17:07 PM PST 24 Mar 03 03:30:16 PM PST 24 46689032477 ps
T1640 /workspace/coverage/cover_reg_top/28.xbar_random_slow_rsp.339642574 Mar 03 03:12:13 PM PST 24 Mar 03 03:16:06 PM PST 24 13278770565 ps
T1641 /workspace/coverage/cover_reg_top/49.xbar_random.1926365335 Mar 03 03:16:17 PM PST 24 Mar 03 03:17:18 PM PST 24 1768894333 ps
T1642 /workspace/coverage/cover_reg_top/32.xbar_stress_all_with_error.1469374173 Mar 03 03:12:56 PM PST 24 Mar 03 03:13:56 PM PST 24 827248442 ps
T1643 /workspace/coverage/cover_reg_top/90.xbar_random.3036139609 Mar 03 03:23:36 PM PST 24 Mar 03 03:24:56 PM PST 24 2255848947 ps
T1644 /workspace/coverage/cover_reg_top/82.xbar_random_slow_rsp.3159213361 Mar 03 03:22:14 PM PST 24 Mar 03 03:36:41 PM PST 24 54885158754 ps
T1645 /workspace/coverage/cover_reg_top/95.xbar_error_random.1204213820 Mar 03 03:24:37 PM PST 24 Mar 03 03:25:10 PM PST 24 416549559 ps
T361 /workspace/coverage/cover_reg_top/1.chip_same_csr_outstanding.400811062 Mar 03 03:07:58 PM PST 24 Mar 03 04:02:45 PM PST 24 29332824592 ps
T1646 /workspace/coverage/cover_reg_top/98.xbar_random_zero_delays.2625728774 Mar 03 03:24:49 PM PST 24 Mar 03 03:25:12 PM PST 24 243287828 ps
T453 /workspace/coverage/cover_reg_top/78.xbar_random_large_delays.2770096337 Mar 03 03:21:34 PM PST 24 Mar 03 03:44:59 PM PST 24 110514464480 ps
T1647 /workspace/coverage/cover_reg_top/56.xbar_stress_all.912746153 Mar 03 03:17:37 PM PST 24 Mar 03 03:22:11 PM PST 24 3579043256 ps
T1648 /workspace/coverage/cover_reg_top/1.xbar_random.121708638 Mar 03 03:08:05 PM PST 24 Mar 03 03:08:20 PM PST 24 304131441 ps
T1649 /workspace/coverage/cover_reg_top/52.xbar_error_and_unmapped_addr.1216545553 Mar 03 03:16:52 PM PST 24 Mar 03 03:17:28 PM PST 24 924934156 ps
T1650 /workspace/coverage/cover_reg_top/11.xbar_same_source.1256406479 Mar 03 03:08:25 PM PST 24 Mar 03 03:08:58 PM PST 24 492679304 ps
T1651 /workspace/coverage/cover_reg_top/1.chip_csr_aliasing.28793539 Mar 03 03:07:57 PM PST 24 Mar 03 04:34:23 PM PST 24 30990319263 ps
T1652 /workspace/coverage/cover_reg_top/18.xbar_smoke.2353689361 Mar 03 03:10:10 PM PST 24 Mar 03 03:10:16 PM PST 24 138749087 ps
T1653 /workspace/coverage/cover_reg_top/6.xbar_unmapped_addr.656168956 Mar 03 03:08:14 PM PST 24 Mar 03 03:08:48 PM PST 24 795196518 ps
T551 /workspace/coverage/cover_reg_top/19.xbar_stress_all_with_rand_reset.794266941 Mar 03 03:10:26 PM PST 24 Mar 03 03:17:09 PM PST 24 7790303444 ps
T1654 /workspace/coverage/cover_reg_top/36.xbar_smoke_large_delays.1296238216 Mar 03 03:13:42 PM PST 24 Mar 03 03:15:31 PM PST 24 10142319212 ps
T1655 /workspace/coverage/cover_reg_top/36.xbar_smoke.4173042178 Mar 03 03:13:47 PM PST 24 Mar 03 03:13:58 PM PST 24 241748323 ps
T1656 /workspace/coverage/cover_reg_top/33.xbar_unmapped_addr.3398878021 Mar 03 03:13:06 PM PST 24 Mar 03 03:13:45 PM PST 24 320262851 ps
T1657 /workspace/coverage/cover_reg_top/8.xbar_smoke.2446745556 Mar 03 03:08:23 PM PST 24 Mar 03 03:08:32 PM PST 24 215290693 ps
T1658 /workspace/coverage/cover_reg_top/21.xbar_access_same_device_slow_rsp.488347164 Mar 03 03:10:51 PM PST 24 Mar 03 03:20:43 PM PST 24 33604060980 ps
T500 /workspace/coverage/cover_reg_top/21.xbar_unmapped_addr.3128166241 Mar 03 03:10:47 PM PST 24 Mar 03 03:11:15 PM PST 24 221755830 ps
T1659 /workspace/coverage/cover_reg_top/72.xbar_smoke.1862377932 Mar 03 03:20:22 PM PST 24 Mar 03 03:20:32 PM PST 24 188520588 ps
T1660 /workspace/coverage/cover_reg_top/89.xbar_random.3065404296 Mar 03 03:23:26 PM PST 24 Mar 03 03:24:15 PM PST 24 1359683712 ps
T1661 /workspace/coverage/cover_reg_top/49.xbar_random_zero_delays.2735538524 Mar 03 03:16:16 PM PST 24 Mar 03 03:16:48 PM PST 24 364865117 ps
T879 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_reset_error.3338585431 Mar 03 03:20:40 PM PST 24 Mar 03 03:28:35 PM PST 24 6927411144 ps
T1662 /workspace/coverage/cover_reg_top/2.xbar_random_zero_delays.1449974756 Mar 03 03:08:17 PM PST 24 Mar 03 03:08:52 PM PST 24 435598434 ps
T1663 /workspace/coverage/cover_reg_top/17.xbar_stress_all_with_error.908179414 Mar 03 03:10:08 PM PST 24 Mar 03 03:11:03 PM PST 24 1457640451 ps
T1664 /workspace/coverage/cover_reg_top/80.xbar_error_and_unmapped_addr.3938813849 Mar 03 03:22:00 PM PST 24 Mar 03 03:22:42 PM PST 24 1086030106 ps
T1665 /workspace/coverage/cover_reg_top/51.xbar_unmapped_addr.2993336781 Mar 03 03:16:43 PM PST 24 Mar 03 03:16:50 PM PST 24 36969148 ps
T1666 /workspace/coverage/cover_reg_top/9.xbar_random.1748720402 Mar 03 03:08:22 PM PST 24 Mar 03 03:09:06 PM PST 24 526765031 ps
T1667 /workspace/coverage/cover_reg_top/27.xbar_random_large_delays.2938670166 Mar 03 03:11:54 PM PST 24 Mar 03 03:29:57 PM PST 24 96912994247 ps
T1668 /workspace/coverage/cover_reg_top/88.xbar_smoke_zero_delays.17049462 Mar 03 03:23:11 PM PST 24 Mar 03 03:23:18 PM PST 24 49382316 ps
T1669 /workspace/coverage/cover_reg_top/26.xbar_random_slow_rsp.3913064497 Mar 03 03:11:45 PM PST 24 Mar 03 03:23:28 PM PST 24 40360824289 ps
T1670 /workspace/coverage/cover_reg_top/70.xbar_access_same_device.1033217496 Mar 03 03:20:09 PM PST 24 Mar 03 03:20:53 PM PST 24 527440225 ps
T1671 /workspace/coverage/cover_reg_top/12.xbar_unmapped_addr.1942971323 Mar 03 03:08:43 PM PST 24 Mar 03 03:09:08 PM PST 24 574702243 ps
T1672 /workspace/coverage/cover_reg_top/40.xbar_access_same_device_slow_rsp.1144175951 Mar 03 03:14:37 PM PST 24 Mar 03 03:48:56 PM PST 24 120375570786 ps
T1673 /workspace/coverage/cover_reg_top/19.xbar_random_zero_delays.3896474814 Mar 03 03:10:27 PM PST 24 Mar 03 03:10:56 PM PST 24 276831191 ps
T1674 /workspace/coverage/cover_reg_top/2.xbar_smoke_large_delays.2984451960 Mar 03 03:08:00 PM PST 24 Mar 03 03:09:05 PM PST 24 6530513285 ps
T1675 /workspace/coverage/cover_reg_top/45.xbar_smoke_slow_rsp.2844612168 Mar 03 03:15:29 PM PST 24 Mar 03 03:16:37 PM PST 24 3969389714 ps
T652 /workspace/coverage/cover_reg_top/90.xbar_same_source.4012411190 Mar 03 03:23:42 PM PST 24 Mar 03 03:24:50 PM PST 24 2266982026 ps
T1676 /workspace/coverage/cover_reg_top/1.xbar_random_zero_delays.1710086605 Mar 03 03:07:55 PM PST 24 Mar 03 03:08:42 PM PST 24 595835917 ps
T1677 /workspace/coverage/cover_reg_top/66.xbar_random_slow_rsp.2158162309 Mar 03 03:19:24 PM PST 24 Mar 03 03:20:40 PM PST 24 4434552780 ps
T1678 /workspace/coverage/cover_reg_top/73.xbar_random_zero_delays.3239958021 Mar 03 03:20:49 PM PST 24 Mar 03 03:21:09 PM PST 24 211660319 ps
T1679 /workspace/coverage/cover_reg_top/7.xbar_access_same_device.945890827 Mar 03 03:08:20 PM PST 24 Mar 03 03:09:17 PM PST 24 751785199 ps
T1680 /workspace/coverage/cover_reg_top/14.xbar_random_zero_delays.1781446321 Mar 03 03:09:31 PM PST 24 Mar 03 03:09:46 PM PST 24 161141764 ps
T1681 /workspace/coverage/cover_reg_top/0.xbar_random_slow_rsp.1524770750 Mar 03 03:07:59 PM PST 24 Mar 03 03:15:40 PM PST 24 27530597833 ps
T1682 /workspace/coverage/cover_reg_top/18.xbar_same_source.1634700910 Mar 03 03:10:16 PM PST 24 Mar 03 03:11:11 PM PST 24 1647243725 ps
T1683 /workspace/coverage/cover_reg_top/80.xbar_random_zero_delays.2068228973 Mar 03 03:21:51 PM PST 24 Mar 03 03:22:28 PM PST 24 393505670 ps
T1684 /workspace/coverage/cover_reg_top/0.chip_prim_tl_access.2555716828 Mar 03 03:08:01 PM PST 24 Mar 03 03:14:38 PM PST 24 9682892025 ps
T457 /workspace/coverage/cover_reg_top/64.xbar_stress_all.3088882757 Mar 03 03:19:05 PM PST 24 Mar 03 03:29:21 PM PST 24 15693620158 ps
T1685 /workspace/coverage/cover_reg_top/60.xbar_random_large_delays.3555269829 Mar 03 03:18:18 PM PST 24 Mar 03 03:36:39 PM PST 24 95631448020 ps
T1686 /workspace/coverage/cover_reg_top/41.xbar_smoke_zero_delays.3833489472 Mar 03 03:14:38 PM PST 24 Mar 03 03:14:44 PM PST 24 45915093 ps
T1687 /workspace/coverage/cover_reg_top/11.xbar_random_slow_rsp.2920311006 Mar 03 03:08:42 PM PST 24 Mar 03 03:23:20 PM PST 24 52391975036 ps
T1688 /workspace/coverage/cover_reg_top/29.xbar_same_source.3682516766 Mar 03 03:12:30 PM PST 24 Mar 03 03:12:59 PM PST 24 400086828 ps
T1689 /workspace/coverage/cover_reg_top/90.xbar_stress_all.2120229676 Mar 03 03:23:40 PM PST 24 Mar 03 03:25:09 PM PST 24 1198863377 ps
T1690 /workspace/coverage/cover_reg_top/95.xbar_smoke_slow_rsp.1266110339 Mar 03 03:24:18 PM PST 24 Mar 03 03:25:20 PM PST 24 4188144361 ps
T1691 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_reset_error.741503907 Mar 03 03:08:09 PM PST 24 Mar 03 03:14:07 PM PST 24 2947307776 ps
T410 /workspace/coverage/cover_reg_top/57.xbar_random_slow_rsp.3910247475 Mar 03 03:17:41 PM PST 24 Mar 03 03:36:31 PM PST 24 64725676308 ps
T644 /workspace/coverage/cover_reg_top/44.xbar_same_source.413687528 Mar 03 03:15:21 PM PST 24 Mar 03 03:16:40 PM PST 24 2419488433 ps
T1692 /workspace/coverage/cover_reg_top/89.xbar_stress_all_with_reset_error.3037592594 Mar 03 03:23:40 PM PST 24 Mar 03 03:31:56 PM PST 24 8935384104 ps
T1693 /workspace/coverage/cover_reg_top/35.xbar_smoke_slow_rsp.520120933 Mar 03 03:13:27 PM PST 24 Mar 03 03:14:56 PM PST 24 5317288658 ps
T1694 /workspace/coverage/cover_reg_top/63.xbar_smoke.2694765171 Mar 03 03:18:41 PM PST 24 Mar 03 03:18:48 PM PST 24 53637224 ps
T1695 /workspace/coverage/cover_reg_top/67.xbar_smoke_large_delays.3173188170 Mar 03 03:19:28 PM PST 24 Mar 03 03:20:59 PM PST 24 8406638763 ps
T1696 /workspace/coverage/cover_reg_top/1.xbar_access_same_device.2703135404 Mar 03 03:07:59 PM PST 24 Mar 03 03:08:18 PM PST 24 337137806 ps
T1697 /workspace/coverage/cover_reg_top/1.xbar_smoke_large_delays.692298954 Mar 03 03:07:56 PM PST 24 Mar 03 03:09:07 PM PST 24 6504148837 ps
T1698 /workspace/coverage/cover_reg_top/14.xbar_error_random.755106536 Mar 03 03:09:37 PM PST 24 Mar 03 03:10:13 PM PST 24 409167930 ps
T1699 /workspace/coverage/cover_reg_top/22.xbar_random_slow_rsp.1900905116 Mar 03 03:11:04 PM PST 24 Mar 03 03:21:51 PM PST 24 39592523275 ps
T1700 /workspace/coverage/cover_reg_top/3.xbar_access_same_device.3911593279 Mar 03 03:08:14 PM PST 24 Mar 03 03:09:32 PM PST 24 1227888128 ps
T1701 /workspace/coverage/cover_reg_top/71.xbar_smoke_zero_delays.1759679837 Mar 03 03:20:14 PM PST 24 Mar 03 03:20:20 PM PST 24 41875963 ps
T1702 /workspace/coverage/cover_reg_top/24.xbar_smoke.3098789735 Mar 03 03:11:16 PM PST 24 Mar 03 03:11:22 PM PST 24 44503338 ps
T536 /workspace/coverage/cover_reg_top/13.chip_tl_errors.425210772 Mar 03 03:09:12 PM PST 24 Mar 03 03:11:18 PM PST 24 2991343178 ps
T1703 /workspace/coverage/cover_reg_top/15.xbar_error_random.2657742226 Mar 03 03:09:39 PM PST 24 Mar 03 03:10:48 PM PST 24 1892147285 ps
T1704 /workspace/coverage/cover_reg_top/71.xbar_error_random.1108511542 Mar 03 03:20:22 PM PST 24 Mar 03 03:20:46 PM PST 24 619047629 ps
T1705 /workspace/coverage/cover_reg_top/54.xbar_smoke.2175690427 Mar 03 03:17:06 PM PST 24 Mar 03 03:17:15 PM PST 24 207871734 ps
T1706 /workspace/coverage/cover_reg_top/33.xbar_random_zero_delays.1765537455 Mar 03 03:12:57 PM PST 24 Mar 03 03:13:36 PM PST 24 456715191 ps
T1707 /workspace/coverage/cover_reg_top/77.xbar_random_slow_rsp.4090530547 Mar 03 03:21:17 PM PST 24 Mar 03 03:23:11 PM PST 24 6523334428 ps
T1708 /workspace/coverage/cover_reg_top/99.xbar_random_slow_rsp.2355825918 Mar 03 03:25:12 PM PST 24 Mar 03 03:38:04 PM PST 24 43082978650 ps
T585 /workspace/coverage/cover_reg_top/86.xbar_random_large_delays.3835513463 Mar 03 03:22:53 PM PST 24 Mar 03 03:41:33 PM PST 24 102725953103 ps
T887 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_rand_reset.1195386374 Mar 03 03:17:11 PM PST 24 Mar 03 03:22:22 PM PST 24 1521855708 ps
T567 /workspace/coverage/cover_reg_top/57.xbar_access_same_device_slow_rsp.1209192827 Mar 03 03:17:43 PM PST 24 Mar 03 03:46:19 PM PST 24 92263141908 ps
T1709 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_reset_error.610882886 Mar 03 03:15:37 PM PST 24 Mar 03 03:18:06 PM PST 24 406060689 ps
T1710 /workspace/coverage/cover_reg_top/1.xbar_smoke_slow_rsp.1912441080 Mar 03 03:08:00 PM PST 24 Mar 03 03:09:25 PM PST 24 4994542650 ps
T1711 /workspace/coverage/cover_reg_top/0.xbar_random_zero_delays.1934309303 Mar 03 03:07:56 PM PST 24 Mar 03 03:08:08 PM PST 24 96178691 ps
T662 /workspace/coverage/cover_reg_top/15.xbar_random_zero_delays.4268447149 Mar 03 03:09:35 PM PST 24 Mar 03 03:10:14 PM PST 24 466601970 ps
T1712 /workspace/coverage/cover_reg_top/30.xbar_smoke_slow_rsp.1742380053 Mar 03 03:12:28 PM PST 24 Mar 03 03:14:15 PM PST 24 6004544885 ps
T420 /workspace/coverage/cover_reg_top/43.xbar_random_large_delays.1828078788 Mar 03 03:15:04 PM PST 24 Mar 03 03:34:03 PM PST 24 97722702418 ps
T360 /workspace/coverage/cover_reg_top/6.chip_csr_rw.967894781 Mar 03 03:08:14 PM PST 24 Mar 03 03:14:52 PM PST 24 5088972068 ps
T1713 /workspace/coverage/cover_reg_top/35.xbar_error_and_unmapped_addr.2486167623 Mar 03 03:13:35 PM PST 24 Mar 03 03:13:46 PM PST 24 181236027 ps
T614 /workspace/coverage/cover_reg_top/11.xbar_stress_all_with_rand_reset.794969657 Mar 03 03:08:28 PM PST 24 Mar 03 03:13:40 PM PST 24 933992141 ps
T1714 /workspace/coverage/cover_reg_top/82.xbar_error_and_unmapped_addr.3429539725 Mar 03 03:22:14 PM PST 24 Mar 03 03:22:33 PM PST 24 542673671 ps
T499 /workspace/coverage/cover_reg_top/74.xbar_random_large_delays.281584507 Mar 03 03:21:00 PM PST 24 Mar 03 03:27:46 PM PST 24 34191994319 ps
T1715 /workspace/coverage/cover_reg_top/5.chip_same_csr_outstanding.3409714097 Mar 03 03:08:12 PM PST 24 Mar 03 04:16:01 PM PST 24 28071320218 ps
T1716 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_rand_reset.1103228901 Mar 03 03:20:52 PM PST 24 Mar 03 03:25:52 PM PST 24 4364884949 ps
T1717 /workspace/coverage/cover_reg_top/20.xbar_unmapped_addr.2054504650 Mar 03 03:10:41 PM PST 24 Mar 03 03:10:51 PM PST 24 166821901 ps
T1718 /workspace/coverage/cover_reg_top/18.xbar_error_and_unmapped_addr.742845584 Mar 03 03:10:17 PM PST 24 Mar 03 03:10:52 PM PST 24 334542476 ps
T1719 /workspace/coverage/cover_reg_top/47.xbar_same_source.1183424119 Mar 03 03:15:58 PM PST 24 Mar 03 03:16:31 PM PST 24 483820581 ps
T866 /workspace/coverage/cover_reg_top/79.xbar_stress_all_with_reset_error.1598655928 Mar 03 03:21:56 PM PST 24 Mar 03 03:25:15 PM PST 24 801521041 ps
T1720 /workspace/coverage/cover_reg_top/92.xbar_access_same_device.270902670 Mar 03 03:24:03 PM PST 24 Mar 03 03:24:31 PM PST 24 373305253 ps
T1721 /workspace/coverage/cover_reg_top/23.xbar_smoke.2314480680 Mar 03 03:11:12 PM PST 24 Mar 03 03:11:22 PM PST 24 199310057 ps
T1722 /workspace/coverage/cover_reg_top/11.xbar_error_random.2875129515 Mar 03 03:08:29 PM PST 24 Mar 03 03:08:44 PM PST 24 152270569 ps
T1723 /workspace/coverage/cover_reg_top/73.xbar_random_large_delays.3332735151 Mar 03 03:20:53 PM PST 24 Mar 03 03:39:21 PM PST 24 108912866162 ps
T1724 /workspace/coverage/cover_reg_top/82.xbar_unmapped_addr.2551169119 Mar 03 03:22:17 PM PST 24 Mar 03 03:22:42 PM PST 24 231235672 ps
T660 /workspace/coverage/cover_reg_top/55.xbar_random_large_delays.2008367014 Mar 03 03:17:18 PM PST 24 Mar 03 03:31:26 PM PST 24 81779237006 ps
T1725 /workspace/coverage/cover_reg_top/86.xbar_random_zero_delays.1178570056 Mar 03 03:22:56 PM PST 24 Mar 03 03:23:22 PM PST 24 253273463 ps
T1726 /workspace/coverage/cover_reg_top/56.xbar_random_zero_delays.1323029873 Mar 03 03:17:36 PM PST 24 Mar 03 03:17:53 PM PST 24 176000465 ps
T1727 /workspace/coverage/cover_reg_top/67.xbar_smoke_slow_rsp.2767236104 Mar 03 03:19:26 PM PST 24 Mar 03 03:20:57 PM PST 24 5195597650 ps
T1728 /workspace/coverage/cover_reg_top/97.xbar_smoke_large_delays.4260481290 Mar 03 03:24:46 PM PST 24 Mar 03 03:25:40 PM PST 24 5317701900 ps
T1729 /workspace/coverage/cover_reg_top/84.xbar_smoke_large_delays.3837717758 Mar 03 03:22:36 PM PST 24 Mar 03 03:23:53 PM PST 24 6900923281 ps
T535 /workspace/coverage/cover_reg_top/14.chip_tl_errors.2190243333 Mar 03 03:09:31 PM PST 24 Mar 03 03:13:14 PM PST 24 3069837252 ps
T1730 /workspace/coverage/cover_reg_top/14.xbar_random_large_delays.2424127116 Mar 03 03:09:31 PM PST 24 Mar 03 03:10:41 PM PST 24 7258216907 ps
T1731 /workspace/coverage/cover_reg_top/85.xbar_unmapped_addr.1149907492 Mar 03 03:22:57 PM PST 24 Mar 03 03:23:53 PM PST 24 1271443128 ps
T1732 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_error.714011880 Mar 03 03:15:36 PM PST 24 Mar 03 03:17:27 PM PST 24 3048483933 ps
T1733 /workspace/coverage/cover_reg_top/50.xbar_random_slow_rsp.3440740790 Mar 03 03:16:23 PM PST 24 Mar 03 03:20:54 PM PST 24 15249423074 ps
T1734 /workspace/coverage/cover_reg_top/70.xbar_random_large_delays.66537926 Mar 03 03:20:14 PM PST 24 Mar 03 03:27:24 PM PST 24 39863763552 ps
T1735 /workspace/coverage/cover_reg_top/99.xbar_smoke.303321943 Mar 03 03:24:58 PM PST 24 Mar 03 03:25:09 PM PST 24 254030978 ps
T1736 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_rand_reset.3134441274 Mar 03 03:23:19 PM PST 24 Mar 03 03:25:15 PM PST 24 258478344 ps
T1737 /workspace/coverage/cover_reg_top/3.xbar_error_random.4240454543 Mar 03 03:08:06 PM PST 24 Mar 03 03:09:14 PM PST 24 2016064313 ps
T1738 /workspace/coverage/cover_reg_top/91.xbar_smoke.1566304264 Mar 03 03:23:41 PM PST 24 Mar 03 03:23:52 PM PST 24 264612656 ps
T1739 /workspace/coverage/cover_reg_top/82.xbar_random_large_delays.4082466415 Mar 03 03:22:14 PM PST 24 Mar 03 03:27:10 PM PST 24 30455262191 ps
T1740 /workspace/coverage/cover_reg_top/43.xbar_access_same_device_slow_rsp.2366850281 Mar 03 03:15:02 PM PST 24 Mar 03 03:49:16 PM PST 24 113930277440 ps
T649 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_rand_reset.4110530070 Mar 03 03:19:52 PM PST 24 Mar 03 03:25:31 PM PST 24 3127163737 ps
T1741 /workspace/coverage/cover_reg_top/92.xbar_stress_all_with_rand_reset.941347234 Mar 03 03:23:58 PM PST 24 Mar 03 03:29:08 PM PST 24 839748948 ps
T1742 /workspace/coverage/cover_reg_top/49.xbar_same_source.3332458118 Mar 03 03:16:14 PM PST 24 Mar 03 03:17:45 PM PST 24 2674244594 ps
T1743 /workspace/coverage/cover_reg_top/65.xbar_random.730811711 Mar 03 03:19:05 PM PST 24 Mar 03 03:20:03 PM PST 24 1704017958 ps
T1744 /workspace/coverage/cover_reg_top/29.xbar_smoke_zero_delays.1236599618 Mar 03 03:12:30 PM PST 24 Mar 03 03:12:37 PM PST 24 51231605 ps
T1745 /workspace/coverage/cover_reg_top/47.xbar_smoke_zero_delays.2020555403 Mar 03 03:15:53 PM PST 24 Mar 03 03:16:00 PM PST 24 49529851 ps
T1746 /workspace/coverage/cover_reg_top/18.xbar_stress_all_with_error.698175272 Mar 03 03:10:16 PM PST 24 Mar 03 03:10:39 PM PST 24 277330762 ps
T1747 /workspace/coverage/cover_reg_top/38.xbar_random_zero_delays.1089155227 Mar 03 03:14:05 PM PST 24 Mar 03 03:14:45 PM PST 24 445733544 ps
T1748 /workspace/coverage/cover_reg_top/6.xbar_smoke.311202902 Mar 03 03:08:18 PM PST 24 Mar 03 03:08:25 PM PST 24 58256673 ps
T1749 /workspace/coverage/cover_reg_top/39.xbar_stress_all_with_reset_error.2902173237 Mar 03 03:14:24 PM PST 24 Mar 03 03:18:50 PM PST 24 3443125952 ps
T1750 /workspace/coverage/cover_reg_top/86.xbar_access_same_device.1528840949 Mar 03 03:22:57 PM PST 24 Mar 03 03:23:05 PM PST 24 60577222 ps
T1751 /workspace/coverage/cover_reg_top/28.xbar_random.747210008 Mar 03 03:12:00 PM PST 24 Mar 03 03:13:06 PM PST 24 1839572286 ps
T1752 /workspace/coverage/cover_reg_top/26.xbar_random.642985195 Mar 03 03:11:48 PM PST 24 Mar 03 03:12:11 PM PST 24 263607232 ps
T1753 /workspace/coverage/cover_reg_top/87.xbar_access_same_device_slow_rsp.368809580 Mar 03 03:23:14 PM PST 24 Mar 03 03:56:24 PM PST 24 112509319451 ps
T330 /workspace/coverage/cover_reg_top/2.chip_csr_bit_bash.4184396697 Mar 03 03:07:55 PM PST 24 Mar 03 03:19:32 PM PST 24 6998847692 ps
T1754 /workspace/coverage/cover_reg_top/70.xbar_stress_all_with_reset_error.3451019669 Mar 03 03:20:15 PM PST 24 Mar 03 03:22:23 PM PST 24 2668852250 ps
T1755 /workspace/coverage/cover_reg_top/21.xbar_random_zero_delays.4099025368 Mar 03 03:10:51 PM PST 24 Mar 03 03:10:58 PM PST 24 38517696 ps
T1756 /workspace/coverage/cover_reg_top/8.xbar_random.3915059545 Mar 03 03:08:21 PM PST 24 Mar 03 03:09:50 PM PST 24 2484439747 ps
T1757 /workspace/coverage/cover_reg_top/25.xbar_access_same_device.931769048 Mar 03 03:11:33 PM PST 24 Mar 03 03:12:39 PM PST 24 611463161 ps
T1758 /workspace/coverage/cover_reg_top/28.xbar_stress_all_with_error.3862255634 Mar 03 03:12:19 PM PST 24 Mar 03 03:16:32 PM PST 24 8047554948 ps
T1759 /workspace/coverage/cover_reg_top/75.xbar_error_random.4067347006 Mar 03 03:21:03 PM PST 24 Mar 03 03:21:47 PM PST 24 1237894741 ps
T1760 /workspace/coverage/cover_reg_top/80.xbar_smoke_large_delays.303660927 Mar 03 03:21:55 PM PST 24 Mar 03 03:23:44 PM PST 24 10295913525 ps
T1761 /workspace/coverage/cover_reg_top/70.xbar_stress_all_with_rand_reset.820039147 Mar 03 03:20:15 PM PST 24 Mar 03 03:21:19 PM PST 24 204305810 ps
T1762 /workspace/coverage/cover_reg_top/12.xbar_access_same_device_slow_rsp.890497663 Mar 03 03:08:42 PM PST 24 Mar 03 03:12:59 PM PST 24 15839198413 ps
T1763 /workspace/coverage/cover_reg_top/61.xbar_smoke_large_delays.4122772836 Mar 03 03:18:25 PM PST 24 Mar 03 03:19:33 PM PST 24 6245647050 ps
T1764 /workspace/coverage/cover_reg_top/44.xbar_random.4136768033 Mar 03 03:15:18 PM PST 24 Mar 03 03:16:15 PM PST 24 599436251 ps
T1765 /workspace/coverage/cover_reg_top/62.xbar_smoke_zero_delays.1200139261 Mar 03 03:18:29 PM PST 24 Mar 03 03:18:37 PM PST 24 54740229 ps
T1766 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_reset_error.1514560351 Mar 03 03:18:19 PM PST 24 Mar 03 03:19:30 PM PST 24 1012105897 ps
T1767 /workspace/coverage/cover_reg_top/43.xbar_smoke.4056899124 Mar 03 03:14:53 PM PST 24 Mar 03 03:15:03 PM PST 24 240415582 ps
T1768 /workspace/coverage/cover_reg_top/57.xbar_smoke.77510533 Mar 03 03:17:44 PM PST 24 Mar 03 03:17:54 PM PST 24 251181043 ps
T894 /workspace/coverage/cover_reg_top/46.xbar_stress_all_with_rand_reset.331378935 Mar 03 03:15:43 PM PST 24 Mar 03 03:25:14 PM PST 24 12292564738 ps
T1769 /workspace/coverage/cover_reg_top/9.xbar_random_zero_delays.1921215031 Mar 03 03:08:20 PM PST 24 Mar 03 03:08:55 PM PST 24 346535118 ps
T1770 /workspace/coverage/cover_reg_top/97.xbar_stress_all_with_error.1275083941 Mar 03 03:25:02 PM PST 24 Mar 03 03:26:51 PM PST 24 1431402169 ps
T1771 /workspace/coverage/cover_reg_top/36.xbar_random.1393918107 Mar 03 03:13:44 PM PST 24 Mar 03 03:14:25 PM PST 24 428640408 ps
T1772 /workspace/coverage/cover_reg_top/11.xbar_access_same_device.3725208199 Mar 03 03:08:24 PM PST 24 Mar 03 03:08:53 PM PST 24 359681037 ps
T445 /workspace/coverage/cover_reg_top/23.xbar_random_slow_rsp.3120476323 Mar 03 03:11:12 PM PST 24 Mar 03 03:24:15 PM PST 24 50351320653 ps
T1773 /workspace/coverage/cover_reg_top/87.xbar_smoke.1398737559 Mar 03 03:23:02 PM PST 24 Mar 03 03:23:12 PM PST 24 202645922 ps
T1774 /workspace/coverage/cover_reg_top/49.xbar_stress_all.4079736864 Mar 03 03:16:20 PM PST 24 Mar 03 03:22:43 PM PST 24 10173210492 ps
T1775 /workspace/coverage/cover_reg_top/5.xbar_random_slow_rsp.1352944165 Mar 03 03:08:10 PM PST 24 Mar 03 03:12:34 PM PST 24 17217818066 ps
T1776 /workspace/coverage/cover_reg_top/32.xbar_access_same_device_slow_rsp.2870602496 Mar 03 03:12:52 PM PST 24 Mar 03 03:44:43 PM PST 24 110622541583 ps
T1777 /workspace/coverage/cover_reg_top/31.xbar_access_same_device.1632789150 Mar 03 03:12:44 PM PST 24 Mar 03 03:12:54 PM PST 24 105431598 ps
T885 /workspace/coverage/cover_reg_top/36.xbar_stress_all_with_rand_reset.2537448498 Mar 03 03:13:54 PM PST 24 Mar 03 03:20:33 PM PST 24 3348410085 ps
T1778 /workspace/coverage/cover_reg_top/0.xbar_random.2085931192 Mar 03 03:07:57 PM PST 24 Mar 03 03:08:51 PM PST 24 1482214256 ps
T1779 /workspace/coverage/cover_reg_top/87.xbar_smoke_zero_delays.468887035 Mar 03 03:23:03 PM PST 24 Mar 03 03:23:10 PM PST 24 48881539 ps
T1780 /workspace/coverage/cover_reg_top/32.xbar_random.249482843 Mar 03 03:12:50 PM PST 24 Mar 03 03:13:13 PM PST 24 500410608 ps
T1781 /workspace/coverage/cover_reg_top/30.xbar_smoke.609602300 Mar 03 03:12:27 PM PST 24 Mar 03 03:12:32 PM PST 24 42120623 ps
T1782 /workspace/coverage/cover_reg_top/52.xbar_smoke.3038670626 Mar 03 03:16:42 PM PST 24 Mar 03 03:16:48 PM PST 24 42077062 ps
T1783 /workspace/coverage/cover_reg_top/61.xbar_random_zero_delays.3857642327 Mar 03 03:18:24 PM PST 24 Mar 03 03:18:44 PM PST 24 212478254 ps
T1784 /workspace/coverage/cover_reg_top/82.xbar_smoke.1547732188 Mar 03 03:22:04 PM PST 24 Mar 03 03:22:11 PM PST 24 49054968 ps
T1785 /workspace/coverage/cover_reg_top/77.xbar_access_same_device.665563253 Mar 03 03:21:18 PM PST 24 Mar 03 03:21:50 PM PST 24 400184964 ps
T1786 /workspace/coverage/cover_reg_top/67.xbar_random_zero_delays.2941662377 Mar 03 03:19:36 PM PST 24 Mar 03 03:20:08 PM PST 24 390080482 ps
T1787 /workspace/coverage/cover_reg_top/23.xbar_random_large_delays.779104742 Mar 03 03:11:11 PM PST 24 Mar 03 03:22:52 PM PST 24 66329386953 ps
T1788 /workspace/coverage/cover_reg_top/83.xbar_random_zero_delays.3782219096 Mar 03 03:22:30 PM PST 24 Mar 03 03:23:24 PM PST 24 549934212 ps
T1789 /workspace/coverage/cover_reg_top/76.xbar_access_same_device_slow_rsp.4266180685 Mar 03 03:21:11 PM PST 24 Mar 03 04:05:43 PM PST 24 135704157359 ps
T1790 /workspace/coverage/cover_reg_top/58.xbar_random_zero_delays.1169556904 Mar 03 03:17:51 PM PST 24 Mar 03 03:18:26 PM PST 24 430543069 ps
T1791 /workspace/coverage/cover_reg_top/13.xbar_smoke.1845075389 Mar 03 03:09:13 PM PST 24 Mar 03 03:09:19 PM PST 24 41078826 ps
T1792 /workspace/coverage/cover_reg_top/37.xbar_access_same_device_slow_rsp.3394058092 Mar 03 03:13:59 PM PST 24 Mar 03 03:21:36 PM PST 24 27664432494 ps
T1793 /workspace/coverage/cover_reg_top/17.xbar_random_zero_delays.1536812866 Mar 03 03:10:02 PM PST 24 Mar 03 03:10:49 PM PST 24 521362046 ps
T1794 /workspace/coverage/cover_reg_top/85.xbar_random_slow_rsp.3744342810 Mar 03 03:22:56 PM PST 24 Mar 03 03:31:40 PM PST 24 27947122228 ps
T1795 /workspace/coverage/cover_reg_top/4.xbar_random_slow_rsp.32383287 Mar 03 03:08:09 PM PST 24 Mar 03 03:23:08 PM PST 24 49147689314 ps
T1796 /workspace/coverage/cover_reg_top/75.xbar_random_zero_delays.162306452 Mar 03 03:20:56 PM PST 24 Mar 03 03:21:39 PM PST 24 502412152 ps
T1797 /workspace/coverage/cover_reg_top/16.xbar_smoke_zero_delays.2659891064 Mar 03 03:09:45 PM PST 24 Mar 03 03:09:52 PM PST 24 49372023 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%