Unified Coverage Report :: Module :: tlul_socket_1n

Module : tlul_socket_1n

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
44.87	16.07	31.82			31.58	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.u_reg_cfg.u_socket	44.87	16.07	31.82			31.58	100.00

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_reg_cfg.u_socket

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
44.87	16.07	31.82			31.58	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
42.93	18.75	35.71			36.00	81.25

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
4.37	2.81	6.11			8.57	0.00	u_reg_cfg

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
fifo_h	51.25	25.00	50.00			50.00	80.00
gen_dfifo[0].fifo_d	51.25	25.00	50.00			50.00	80.00
gen_dfifo[1].fifo_d	51.25	25.00	50.00			50.00	80.00

Line Coverage for Module : tlul_socket_1n

	Line No.	Total	Covered	Percent
TOTAL		56	9	16.07
CONT_ASSIGN	112	1	0	0.00
CONT_ASSIGN	113	1	1	100.00
ALWAYS	116	9	5	55.56
CONT_ASSIGN	132	1	0	0.00
CONT_ASSIGN	145	1	1	100.00
CONT_ASSIGN	155	1	0	0.00
CONT_ASSIGN	155	1	0	0.00
CONT_ASSIGN	157	1	0	0.00
CONT_ASSIGN	157	1	0	0.00
CONT_ASSIGN	158	1	0	0.00
CONT_ASSIGN	158	1	0	0.00
CONT_ASSIGN	159	1	0	0.00
CONT_ASSIGN	159	1	0	0.00
CONT_ASSIGN	160	1	0	0.00
CONT_ASSIGN	160	1	0	0.00
CONT_ASSIGN	161	1	0	0.00
CONT_ASSIGN	161	1	0	0.00
CONT_ASSIGN	162	1	0	0.00
CONT_ASSIGN	162	1	0	0.00
CONT_ASSIGN	163	1	0	0.00
CONT_ASSIGN	163	1	0	0.00
CONT_ASSIGN	164	1	0	0.00
CONT_ASSIGN	164	1	0	0.00
CONT_ASSIGN	167	1	0	0.00
CONT_ASSIGN	167	1	0	0.00
CONT_ASSIGN	171	1	1	100.00
CONT_ASSIGN	171	1	1	100.00
ALWAYS	180	6	0	0.00
CONT_ASSIGN	189	1	0	0.00
ALWAYS	192	4	0	0.00
CONT_ASSIGN	197	1	0	0.00
CONT_ASSIGN	198	1	0	0.00
CONT_ASSIGN	199	1	0	0.00
CONT_ASSIGN	200	1	0	0.00
CONT_ASSIGN	201	1	0	0.00
CONT_ASSIGN	202	1	0	0.00
CONT_ASSIGN	203	1	0	0.00
CONT_ASSIGN	204	1	0	0.00
CONT_ASSIGN	205	1	0	0.00
CONT_ASSIGN	252	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv' or '../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
112	0	1
113	1	1
116	1	1
117	1	1
118	1	1
119	1	1
120	0	1
121	0	1
			==> MISSING_ELSE
123	0	1
124	1	1
125	0	1
			MISSING_ELSE
132	0	1
145	1	1
155	0	2
157	0	2
158	0	2
159	0	2
160	0	2
161	0	2
162	0	2
163	0	2
164	0	2
167	0	2
171	2	2
180	0	1
181	0	1
183	0	2
			==> MISSING_ELSE
185	0	2
			==> MISSING_ELSE
189	0	1
192	0	1
193	0	1
194	0	2
			==> MISSING_ELSE
197	0	1
198	0	1
199	0	1
200	0	1
201	0	1
202	0	1
203	0	1
204	0	1
205	0	1
252	0	1

---

Cond Coverage for Module : tlul_socket_1n

	Total	Covered	Percent
Conditions	44	14	31.82
Logical	44	14	31.82
Non-Logical	0	0
Event	0	0

 LINE       112
 EXPRESSION (tl_t_o.a_valid & tl_t_i.a_ready)
             -------1------   -------2------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       113
 EXPRESSION (tl_t_i.d_valid & tl_t_o.d_ready)
             -------1------   -------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       132
 EXPRESSION ((num_req_outstanding != '0) & (dev_select_t != dev_select_outstanding))
             -------------1-------------   --------------------2-------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       132
 SUB-EXPRESSION (num_req_outstanding != '0)
                -------------1-------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       132
 SUB-EXPRESSION (dev_select_t != dev_select_outstanding)
                --------------------1-------------------

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       155
 EXPRESSION ((dev_select_t == 1'(0)) & ((~hold_all_requests)))
             -----------1-----------   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       155
 SUB-EXPRESSION (dev_select_t == 1'(0))
                -----------1-----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       155
 EXPRESSION ((dev_select_t == 1'(1)) & ((~hold_all_requests)))
             -----------1-----------   -----------2----------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       155
 SUB-EXPRESSION (dev_select_t == 1'(1))
                -----------1-----------

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       157
 EXPRESSION (tl_t_o.a_valid & gen_u_o[0].dev_select)
             -------1------   ----------2----------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       157
 EXPRESSION (tl_t_o.a_valid & gen_u_o[1].dev_select)
             -------1------   ----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       164
 EXPRESSION (gen_u_o[0].dev_select ? tl_t_o.a_data : tlul_pkg::BlankedAData)
             ----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       164
 EXPRESSION (gen_u_o[1].dev_select ? tl_t_o.a_data : tlul_pkg::BlankedAData)
             ----------1----------

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       167
 EXPRESSION (gen_u_o[0].dev_select ? tl_t_o.a_user : blanked_auser)
             ----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       167
 EXPRESSION (gen_u_o[1].dev_select ? tl_t_o.a_user : blanked_auser)
             ----------1----------

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       183
 EXPRESSION (dev_select_t == 1'(idx))
            ------------1------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       189
 EXPRESSION (tl_t_o.a_valid & hfifo_reqready)
             -------1------   -------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       194
 EXPRESSION (dev_select_outstanding == 1'(idx))
            -----------------1-----------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

---

Branch Coverage for Module : tlul_socket_1n

	Line No.	Total	Covered	Percent
Branches		19	6	31.58
TERNARY	164	2	1	50.00
TERNARY	167	2	1	50.00
TERNARY	164	2	1	50.00
TERNARY	167	2	1	50.00
IF	116	5	2	40.00
IF	183	2	0	0.00
IF	185	2	0	0.00
IF	194	2	0	0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv' or '../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	164	(gen_u_o[0].dev_select) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	167	(gen_u_o[0].dev_select) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	164	(gen_u_o[1].dev_select) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Not Covered

	LineNo.	Expression
-1-:	167	(gen_u_o[1].dev_select) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Not Covered

	LineNo.	Expression
-1-:	116	if ((!rst_ni))
-2-:	119	if (accept_t_req)
-3-:	120	if ((!accept_t_rsp))
-4-:	124	if (accept_t_rsp)

Branches:

-1-	-2-	-3-	-4-	Status	Tests
1	-	-	-	Covered	T1,T2,T3
0	1	1	-	Not Covered
0	1	0	-	Not Covered
0	0	-	1	Not Covered
0	0	-	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	183	if ((dev_select_t == 1'(idx)))

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	185	if (hold_all_requests)

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	194	if ((dev_select_outstanding == 1'(idx)))

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

---

Assert Coverage for Module : tlul_socket_1n

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
NotOverflowed_A	1610447	1608760	0	0
maxN	10	10	0	0

NotOverflowed_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1610447	1608760	0	0
T1	156404	156233	0	0
T2	158785	158625	0	0
T3	201885	201725	0	0
T4	164076	163905	0	0
T5	117962	117794	0	0
T6	218140	217958	0	0
T7	121259	121084	0	0
T8	171260	171096	0	0
T9	126275	126114	0	0
T10	174401	174226	0	0

maxN

Name	Attempts	Real Successes	Failures	Incomplete
Total	10	10	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_reg_cfg.u_socket

	Line No.	Total	Covered	Percent
TOTAL		56	9	16.07
CONT_ASSIGN	112	1	0	0.00
CONT_ASSIGN	113	1	1	100.00
ALWAYS	116	9	5	55.56
CONT_ASSIGN	132	1	0	0.00
CONT_ASSIGN	145	1	1	100.00
CONT_ASSIGN	155	1	0	0.00
CONT_ASSIGN	155	1	0	0.00
CONT_ASSIGN	157	1	0	0.00
CONT_ASSIGN	157	1	0	0.00
CONT_ASSIGN	158	1	0	0.00
CONT_ASSIGN	158	1	0	0.00
CONT_ASSIGN	159	1	0	0.00
CONT_ASSIGN	159	1	0	0.00
CONT_ASSIGN	160	1	0	0.00
CONT_ASSIGN	160	1	0	0.00
CONT_ASSIGN	161	1	0	0.00
CONT_ASSIGN	161	1	0	0.00
CONT_ASSIGN	162	1	0	0.00
CONT_ASSIGN	162	1	0	0.00
CONT_ASSIGN	163	1	0	0.00
CONT_ASSIGN	163	1	0	0.00
CONT_ASSIGN	164	1	0	0.00
CONT_ASSIGN	164	1	0	0.00
CONT_ASSIGN	167	1	0	0.00
CONT_ASSIGN	167	1	0	0.00
CONT_ASSIGN	171	1	1	100.00
CONT_ASSIGN	171	1	1	100.00
ALWAYS	180	6	0	0.00
CONT_ASSIGN	189	1	0	0.00
ALWAYS	192	4	0	0.00
CONT_ASSIGN	197	1	0	0.00
CONT_ASSIGN	198	1	0	0.00
CONT_ASSIGN	199	1	0	0.00
CONT_ASSIGN	200	1	0	0.00
CONT_ASSIGN	201	1	0	0.00
CONT_ASSIGN	202	1	0	0.00
CONT_ASSIGN	203	1	0	0.00
CONT_ASSIGN	204	1	0	0.00
CONT_ASSIGN	205	1	0	0.00
CONT_ASSIGN	252	1	0	0.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv' or '../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
112	0	1
113	1	1
116	1	1
117	1	1
118	1	1
119	1	1
120	0	1
121	0	1
			==> MISSING_ELSE
123	0	1
124	1	1
125	0	1
			MISSING_ELSE
132	0	1
145	1	1
155	0	2
157	0	2
158	0	2
159	0	2
160	0	2
161	0	2
162	0	2
163	0	2
164	0	2
167	0	2
171	2	2
180	0	1
181	0	1
183	0	2
			==> MISSING_ELSE
185	0	2
			==> MISSING_ELSE
189	0	1
192	0	1
193	0	1
194	0	2
			==> MISSING_ELSE
197	0	1
198	0	1
199	0	1
200	0	1
201	0	1
202	0	1
203	0	1
204	0	1
205	0	1
252	0	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_reg_cfg.u_socket

	Total	Covered	Percent
Conditions	44	14	31.82
Logical	44	14	31.82
Non-Logical	0	0
Event	0	0

 LINE       112
 EXPRESSION (tl_t_o.a_valid & tl_t_i.a_ready)
             -------1------   -------2------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       113
 EXPRESSION (tl_t_i.d_valid & tl_t_o.d_ready)
             -------1------   -------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       132
 EXPRESSION ((num_req_outstanding != '0) & (dev_select_t != dev_select_outstanding))
             -------------1-------------   --------------------2-------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       132
 SUB-EXPRESSION (num_req_outstanding != '0)
                -------------1-------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       132
 SUB-EXPRESSION (dev_select_t != dev_select_outstanding)
                --------------------1-------------------

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       155
 EXPRESSION ((dev_select_t == 1'(0)) & ((~hold_all_requests)))
             -----------1-----------   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       155
 SUB-EXPRESSION (dev_select_t == 1'(0))
                -----------1-----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       155
 EXPRESSION ((dev_select_t == 1'(1)) & ((~hold_all_requests)))
             -----------1-----------   -----------2----------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       155
 SUB-EXPRESSION (dev_select_t == 1'(1))
                -----------1-----------

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       157
 EXPRESSION (tl_t_o.a_valid & gen_u_o[0].dev_select)
             -------1------   ----------2----------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Not Covered
1	1	Not Covered

 LINE       157
 EXPRESSION (tl_t_o.a_valid & gen_u_o[1].dev_select)
             -------1------   ----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       164
 EXPRESSION (gen_u_o[0].dev_select ? tl_t_o.a_data : tlul_pkg::BlankedAData)
             ----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       164
 EXPRESSION (gen_u_o[1].dev_select ? tl_t_o.a_data : tlul_pkg::BlankedAData)
             ----------1----------

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       167
 EXPRESSION (gen_u_o[0].dev_select ? tl_t_o.a_user : blanked_auser)
             ----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Not Covered

 LINE       167
 EXPRESSION (gen_u_o[1].dev_select ? tl_t_o.a_user : blanked_auser)
             ----------1----------

-1-	Status	Tests
0	Not Covered
1	Covered	T1,T2,T3

 LINE       183
 EXPRESSION (dev_select_t == 1'(idx))
            ------------1------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

 LINE       189
 EXPRESSION (tl_t_o.a_valid & hfifo_reqready)
             -------1------   -------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Not Covered

 LINE       194
 EXPRESSION (dev_select_outstanding == 1'(idx))
            -----------------1-----------------

-1-	Status	Tests
0	Not Covered
1	Not Covered

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_reg_cfg.u_socket

	Line No.	Total	Covered	Percent
Branches		19	6	31.58
TERNARY	164	2	1	50.00
TERNARY	167	2	1	50.00
TERNARY	164	2	1	50.00
TERNARY	167	2	1	50.00
IF	116	5	2	40.00
IF	183	2	0	0.00
IF	185	2	0	0.00
IF	194	2	0	0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv' or '../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	164	(gen_u_o[0].dev_select) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	167	(gen_u_o[0].dev_select) ? 

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	164	(gen_u_o[1].dev_select) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Not Covered

	LineNo.	Expression
-1-:	167	(gen_u_o[1].dev_select) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Not Covered

	LineNo.	Expression
-1-:	116	if ((!rst_ni))
-2-:	119	if (accept_t_req)
-3-:	120	if ((!accept_t_rsp))
-4-:	124	if (accept_t_rsp)

Branches:

-1-	-2-	-3-	-4-	Status	Tests
1	-	-	-	Covered	T1,T2,T3
0	1	1	-	Not Covered
0	1	0	-	Not Covered
0	0	-	1	Not Covered
0	0	-	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	183	if ((dev_select_t == 1'(idx)))

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	185	if (hold_all_requests)

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

	LineNo.	Expression
-1-:	194	if ((dev_select_outstanding == 1'(idx)))

Branches:

-1-	Status	Tests
1	Not Covered
0	Not Covered

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_reg_cfg.u_socket

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
NotOverflowed_A	1610447	1608760	0	0
maxN	10	10	0	0

NotOverflowed_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1610447	1608760	0	0
T1	156404	156233	0	0
T2	158785	158625	0	0
T3	201885	201725	0	0
T4	164076	163905	0	0
T5	117962	117794	0	0
T6	218140	217958	0	0
T7	121259	121084	0	0
T8	171260	171096	0	0
T9	126275	126114	0	0
T10	174401	174226	0	0

maxN

Name	Attempts	Real Successes	Failures	Incomplete
Total	10	10	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0