Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.21 95.58 94.17 95.38 95.01 97.53 99.60


Total test records in report: 2944
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html | tests61.html | tests62.html

T1586 /workspace/coverage/cover_reg_top/5.xbar_unmapped_addr.3852159453 Aug 05 07:33:45 PM PDT 24 Aug 05 07:34:01 PM PDT 24 125873035 ps
T481 /workspace/coverage/cover_reg_top/55.xbar_stress_all.2364329666 Aug 05 07:45:38 PM PDT 24 Aug 05 07:50:15 PM PDT 24 8055793571 ps
T1587 /workspace/coverage/cover_reg_top/99.xbar_error_and_unmapped_addr.3547098303 Aug 05 07:54:43 PM PDT 24 Aug 05 07:54:57 PM PDT 24 104992218 ps
T1588 /workspace/coverage/cover_reg_top/74.xbar_random_zero_delays.2637020569 Aug 05 07:49:33 PM PDT 24 Aug 05 07:50:07 PM PDT 24 362655757 ps
T434 /workspace/coverage/cover_reg_top/47.xbar_stress_all.2616514387 Aug 05 07:44:14 PM PDT 24 Aug 05 07:49:26 PM PDT 24 9032368792 ps
T1589 /workspace/coverage/cover_reg_top/21.xbar_stress_all_with_rand_reset.3987631690 Aug 05 07:37:32 PM PDT 24 Aug 05 07:37:58 PM PDT 24 55222759 ps
T1590 /workspace/coverage/cover_reg_top/5.xbar_random.3106443795 Aug 05 07:33:42 PM PDT 24 Aug 05 07:33:58 PM PDT 24 160236198 ps
T1591 /workspace/coverage/cover_reg_top/7.xbar_error_and_unmapped_addr.631973119 Aug 05 07:33:57 PM PDT 24 Aug 05 07:34:03 PM PDT 24 21522686 ps
T467 /workspace/coverage/cover_reg_top/54.xbar_smoke.3121194471 Aug 05 07:45:25 PM PDT 24 Aug 05 07:45:31 PM PDT 24 49491363 ps
T1592 /workspace/coverage/cover_reg_top/79.xbar_unmapped_addr.3300976765 Aug 05 07:50:38 PM PDT 24 Aug 05 07:51:18 PM PDT 24 1055246527 ps
T474 /workspace/coverage/cover_reg_top/15.xbar_random_slow_rsp.3789967761 Aug 05 07:35:57 PM PDT 24 Aug 05 07:47:38 PM PDT 24 40296357984 ps
T1593 /workspace/coverage/cover_reg_top/18.xbar_error_random.1989554870 Aug 05 07:36:27 PM PDT 24 Aug 05 07:37:41 PM PDT 24 1993157436 ps
T1594 /workspace/coverage/cover_reg_top/42.xbar_access_same_device.3489494124 Aug 05 07:43:15 PM PDT 24 Aug 05 07:44:10 PM PDT 24 602097624 ps
T1595 /workspace/coverage/cover_reg_top/41.xbar_random_zero_delays.2977612799 Aug 05 07:42:53 PM PDT 24 Aug 05 07:43:13 PM PDT 24 220779918 ps
T1596 /workspace/coverage/cover_reg_top/71.xbar_random_large_delays.3157135345 Aug 05 07:49:02 PM PDT 24 Aug 05 07:50:50 PM PDT 24 10835644752 ps
T482 /workspace/coverage/cover_reg_top/25.xbar_stress_all.19208327 Aug 05 07:40:58 PM PDT 24 Aug 05 07:53:35 PM PDT 24 20581891399 ps
T1597 /workspace/coverage/cover_reg_top/50.xbar_access_same_device_slow_rsp.2096086197 Aug 05 07:44:36 PM PDT 24 Aug 05 08:15:35 PM PDT 24 100911425204 ps
T472 /workspace/coverage/cover_reg_top/60.xbar_random.2774343442 Aug 05 07:46:39 PM PDT 24 Aug 05 07:46:45 PM PDT 24 38754505 ps
T449 /workspace/coverage/cover_reg_top/81.xbar_stress_all.2591821203 Aug 05 07:51:20 PM PDT 24 Aug 05 07:58:10 PM PDT 24 11641111099 ps
T487 /workspace/coverage/cover_reg_top/14.xbar_random_zero_delays.3053939089 Aug 05 07:35:40 PM PDT 24 Aug 05 07:36:01 PM PDT 24 228262581 ps
T1598 /workspace/coverage/cover_reg_top/25.xbar_random_zero_delays.1353681787 Aug 05 07:40:59 PM PDT 24 Aug 05 07:41:48 PM PDT 24 554469027 ps
T1599 /workspace/coverage/cover_reg_top/23.xbar_random.282575690 Aug 05 07:37:48 PM PDT 24 Aug 05 07:38:16 PM PDT 24 286407298 ps
T1600 /workspace/coverage/cover_reg_top/99.xbar_access_same_device_slow_rsp.1528014726 Aug 05 07:54:42 PM PDT 24 Aug 05 08:06:05 PM PDT 24 36184666288 ps
T366 /workspace/coverage/cover_reg_top/9.chip_csr_mem_rw_with_rand_reset.2105384268 Aug 05 07:34:14 PM PDT 24 Aug 05 07:48:40 PM PDT 24 10498944440 ps
T1601 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_error.2605297272 Aug 05 07:33:41 PM PDT 24 Aug 05 07:35:19 PM PDT 24 2903088065 ps
T456 /workspace/coverage/cover_reg_top/39.xbar_access_same_device_slow_rsp.3429546673 Aug 05 07:42:42 PM PDT 24 Aug 05 07:51:56 PM PDT 24 35887486350 ps
T1602 /workspace/coverage/cover_reg_top/99.xbar_stress_all.3571925500 Aug 05 07:54:45 PM PDT 24 Aug 05 07:56:09 PM PDT 24 776194923 ps
T1603 /workspace/coverage/cover_reg_top/42.xbar_error_random.2046625801 Aug 05 07:43:13 PM PDT 24 Aug 05 07:44:13 PM PDT 24 1675479162 ps
T1604 /workspace/coverage/cover_reg_top/19.xbar_smoke_zero_delays.1029775530 Aug 05 07:36:38 PM PDT 24 Aug 05 07:36:44 PM PDT 24 35701085 ps
T1605 /workspace/coverage/cover_reg_top/57.xbar_smoke_zero_delays.2213498517 Aug 05 07:46:04 PM PDT 24 Aug 05 07:46:10 PM PDT 24 46866693 ps
T1606 /workspace/coverage/cover_reg_top/47.xbar_access_same_device_slow_rsp.1730568967 Aug 05 07:44:06 PM PDT 24 Aug 05 07:49:47 PM PDT 24 21581559365 ps
T670 /workspace/coverage/cover_reg_top/14.chip_tl_errors.2420242660 Aug 05 07:35:20 PM PDT 24 Aug 05 07:36:55 PM PDT 24 2493892830 ps
T598 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_reset_error.3503724525 Aug 05 07:37:39 PM PDT 24 Aug 05 07:43:01 PM PDT 24 3092039440 ps
T1607 /workspace/coverage/cover_reg_top/8.xbar_unmapped_addr.1846743157 Aug 05 07:34:02 PM PDT 24 Aug 05 07:34:18 PM PDT 24 133609626 ps
T1608 /workspace/coverage/cover_reg_top/96.xbar_smoke.3828580732 Aug 05 07:53:59 PM PDT 24 Aug 05 07:54:06 PM PDT 24 46283263 ps
T1609 /workspace/coverage/cover_reg_top/50.xbar_smoke_slow_rsp.1950330311 Aug 05 07:44:34 PM PDT 24 Aug 05 07:45:59 PM PDT 24 5005734984 ps
T367 /workspace/coverage/cover_reg_top/13.chip_tl_errors.1793247417 Aug 05 07:35:07 PM PDT 24 Aug 05 07:43:18 PM PDT 24 5229766040 ps
T813 /workspace/coverage/cover_reg_top/41.xbar_stress_all_with_rand_reset.2972579642 Aug 05 07:43:04 PM PDT 24 Aug 05 07:48:46 PM PDT 24 2337388076 ps
T1610 /workspace/coverage/cover_reg_top/13.xbar_error_random.1479315015 Aug 05 07:35:20 PM PDT 24 Aug 05 07:35:40 PM PDT 24 237281787 ps
T1611 /workspace/coverage/cover_reg_top/38.xbar_access_same_device.3193039287 Aug 05 07:42:47 PM PDT 24 Aug 05 07:43:14 PM PDT 24 374856655 ps
T1612 /workspace/coverage/cover_reg_top/87.xbar_random_large_delays.546523095 Aug 05 07:52:14 PM PDT 24 Aug 05 07:55:09 PM PDT 24 16978614667 ps
T1613 /workspace/coverage/cover_reg_top/24.xbar_smoke_large_delays.3888954580 Aug 05 07:38:05 PM PDT 24 Aug 05 07:39:58 PM PDT 24 10954999766 ps
T1614 /workspace/coverage/cover_reg_top/82.xbar_access_same_device.181699702 Aug 05 07:51:16 PM PDT 24 Aug 05 07:51:23 PM PDT 24 62803341 ps
T1615 /workspace/coverage/cover_reg_top/70.xbar_smoke_large_delays.176870682 Aug 05 07:48:44 PM PDT 24 Aug 05 07:50:07 PM PDT 24 7837380533 ps
T458 /workspace/coverage/cover_reg_top/72.xbar_random.1913425773 Aug 05 07:49:10 PM PDT 24 Aug 05 07:49:21 PM PDT 24 224400902 ps
T1616 /workspace/coverage/cover_reg_top/94.xbar_smoke_large_delays.3811111643 Aug 05 07:53:37 PM PDT 24 Aug 05 07:54:37 PM PDT 24 6062550089 ps
T1617 /workspace/coverage/cover_reg_top/65.xbar_error_random.2525138679 Aug 05 07:47:49 PM PDT 24 Aug 05 07:48:17 PM PDT 24 320930386 ps
T493 /workspace/coverage/cover_reg_top/84.xbar_stress_all.3490048954 Aug 05 07:51:55 PM PDT 24 Aug 05 07:55:28 PM PDT 24 2932240417 ps
T1618 /workspace/coverage/cover_reg_top/4.xbar_error_and_unmapped_addr.1322140484 Aug 05 07:33:40 PM PDT 24 Aug 05 07:34:04 PM PDT 24 519365094 ps
T499 /workspace/coverage/cover_reg_top/6.chip_csr_mem_rw_with_rand_reset.3089569053 Aug 05 07:34:01 PM PDT 24 Aug 05 07:49:08 PM PDT 24 12483697828 ps
T1619 /workspace/coverage/cover_reg_top/36.xbar_unmapped_addr.1280073111 Aug 05 07:42:23 PM PDT 24 Aug 05 07:43:04 PM PDT 24 955785974 ps
T1620 /workspace/coverage/cover_reg_top/30.xbar_unmapped_addr.1522397822 Aug 05 07:41:11 PM PDT 24 Aug 05 07:41:31 PM PDT 24 167867301 ps
T425 /workspace/coverage/cover_reg_top/12.chip_same_csr_outstanding.483795371 Aug 05 07:34:30 PM PDT 24 Aug 05 08:35:10 PM PDT 24 28235047948 ps
T1621 /workspace/coverage/cover_reg_top/81.xbar_stress_all_with_error.1169996633 Aug 05 07:51:12 PM PDT 24 Aug 05 07:51:58 PM PDT 24 1674721639 ps
T1622 /workspace/coverage/cover_reg_top/20.xbar_smoke_slow_rsp.3910875622 Aug 05 07:37:01 PM PDT 24 Aug 05 07:38:20 PM PDT 24 4720207912 ps
T1623 /workspace/coverage/cover_reg_top/79.xbar_access_same_device_slow_rsp.2737884221 Aug 05 07:50:39 PM PDT 24 Aug 05 08:13:24 PM PDT 24 81072431350 ps
T1624 /workspace/coverage/cover_reg_top/64.xbar_access_same_device_slow_rsp.1589817835 Aug 05 07:47:40 PM PDT 24 Aug 05 08:23:43 PM PDT 24 115828996874 ps
T840 /workspace/coverage/cover_reg_top/89.xbar_stress_all_with_rand_reset.1509519329 Aug 05 07:52:46 PM PDT 24 Aug 05 07:55:21 PM PDT 24 484017527 ps
T1625 /workspace/coverage/cover_reg_top/43.xbar_random.3724490824 Aug 05 07:43:26 PM PDT 24 Aug 05 07:44:03 PM PDT 24 1250252042 ps
T424 /workspace/coverage/cover_reg_top/18.chip_csr_rw.2355174173 Aug 05 07:36:38 PM PDT 24 Aug 05 07:45:30 PM PDT 24 5979814248 ps
T1626 /workspace/coverage/cover_reg_top/44.xbar_smoke.2819684269 Aug 05 07:43:35 PM PDT 24 Aug 05 07:43:44 PM PDT 24 206565667 ps
T1627 /workspace/coverage/cover_reg_top/6.xbar_random_slow_rsp.2561675672 Aug 05 07:33:52 PM PDT 24 Aug 05 07:44:27 PM PDT 24 38063829756 ps
T1628 /workspace/coverage/cover_reg_top/75.xbar_smoke.793853011 Aug 05 07:49:47 PM PDT 24 Aug 05 07:49:54 PM PDT 24 163067046 ps
T1629 /workspace/coverage/cover_reg_top/34.xbar_random_zero_delays.618154893 Aug 05 07:41:28 PM PDT 24 Aug 05 07:41:35 PM PDT 24 65351002 ps
T137 /workspace/coverage/cover_reg_top/0.chip_csr_hw_reset.2945757081 Aug 05 07:31:42 PM PDT 24 Aug 05 07:35:49 PM PDT 24 3940724200 ps
T1630 /workspace/coverage/cover_reg_top/44.xbar_random.892205772 Aug 05 07:43:34 PM PDT 24 Aug 05 07:44:20 PM PDT 24 506317494 ps
T1631 /workspace/coverage/cover_reg_top/8.xbar_stress_all_with_error.2472781994 Aug 05 07:34:04 PM PDT 24 Aug 05 07:39:16 PM PDT 24 3961664398 ps
T1632 /workspace/coverage/cover_reg_top/97.xbar_access_same_device.3424801168 Aug 05 07:54:08 PM PDT 24 Aug 05 07:54:45 PM PDT 24 800665495 ps
T1633 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_rand_reset.4011941627 Aug 05 07:50:27 PM PDT 24 Aug 05 07:57:35 PM PDT 24 6080610220 ps
T1634 /workspace/coverage/cover_reg_top/51.xbar_unmapped_addr.368583101 Aug 05 07:45:00 PM PDT 24 Aug 05 07:45:33 PM PDT 24 789897686 ps
T1635 /workspace/coverage/cover_reg_top/26.xbar_error_random.212454430 Aug 05 07:40:58 PM PDT 24 Aug 05 07:42:14 PM PDT 24 2038399283 ps
T577 /workspace/coverage/cover_reg_top/34.xbar_random_slow_rsp.1799487735 Aug 05 07:41:29 PM PDT 24 Aug 05 07:53:34 PM PDT 24 41642813556 ps
T1636 /workspace/coverage/cover_reg_top/62.xbar_random.2591494214 Aug 05 07:47:14 PM PDT 24 Aug 05 07:48:17 PM PDT 24 1938632834 ps
T1637 /workspace/coverage/cover_reg_top/75.xbar_random_slow_rsp.784497316 Aug 05 07:49:51 PM PDT 24 Aug 05 07:59:06 PM PDT 24 34262271385 ps
T1638 /workspace/coverage/cover_reg_top/35.xbar_smoke.3017470727 Aug 05 07:41:32 PM PDT 24 Aug 05 07:41:38 PM PDT 24 48497296 ps
T605 /workspace/coverage/cover_reg_top/21.chip_tl_errors.2481455782 Aug 05 07:37:17 PM PDT 24 Aug 05 07:40:41 PM PDT 24 3093725050 ps
T1639 /workspace/coverage/cover_reg_top/45.xbar_access_same_device_slow_rsp.27597838 Aug 05 07:43:49 PM PDT 24 Aug 05 08:05:22 PM PDT 24 82637327668 ps
T1640 /workspace/coverage/cover_reg_top/73.xbar_smoke_slow_rsp.290186638 Aug 05 07:49:24 PM PDT 24 Aug 05 07:50:23 PM PDT 24 3925914917 ps
T1641 /workspace/coverage/cover_reg_top/4.xbar_same_source.5871527 Aug 05 07:33:40 PM PDT 24 Aug 05 07:34:16 PM PDT 24 1191243751 ps
T1642 /workspace/coverage/cover_reg_top/56.xbar_stress_all.827734288 Aug 05 07:45:52 PM PDT 24 Aug 05 07:48:14 PM PDT 24 1815053267 ps
T1643 /workspace/coverage/cover_reg_top/65.xbar_unmapped_addr.2863147931 Aug 05 07:47:48 PM PDT 24 Aug 05 07:48:05 PM PDT 24 345366560 ps
T1644 /workspace/coverage/cover_reg_top/17.xbar_stress_all.2106822406 Aug 05 07:36:17 PM PDT 24 Aug 05 07:37:29 PM PDT 24 758261902 ps
T1645 /workspace/coverage/cover_reg_top/3.chip_csr_rw.1112742201 Aug 05 07:33:39 PM PDT 24 Aug 05 07:40:31 PM PDT 24 4057583515 ps
T1646 /workspace/coverage/cover_reg_top/96.xbar_error_and_unmapped_addr.3461579685 Aug 05 07:53:59 PM PDT 24 Aug 05 07:54:33 PM PDT 24 845052450 ps
T1647 /workspace/coverage/cover_reg_top/45.xbar_smoke_large_delays.3645098560 Aug 05 07:43:39 PM PDT 24 Aug 05 07:45:21 PM PDT 24 9938473948 ps
T1648 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_reset_error.1209499505 Aug 05 07:43:49 PM PDT 24 Aug 05 07:44:16 PM PDT 24 63340177 ps
T1649 /workspace/coverage/cover_reg_top/78.xbar_error_random.2660367104 Aug 05 07:50:26 PM PDT 24 Aug 05 07:50:53 PM PDT 24 376114680 ps
T818 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_reset_error.818296587 Aug 05 07:33:42 PM PDT 24 Aug 05 07:36:45 PM PDT 24 1294723683 ps
T1650 /workspace/coverage/cover_reg_top/79.xbar_same_source.511385511 Aug 05 07:50:37 PM PDT 24 Aug 05 07:50:44 PM PDT 24 58667175 ps
T1651 /workspace/coverage/cover_reg_top/57.xbar_error_random.738467303 Aug 05 07:46:07 PM PDT 24 Aug 05 07:46:29 PM PDT 24 686642706 ps
T1652 /workspace/coverage/cover_reg_top/56.xbar_smoke_large_delays.1689430733 Aug 05 07:45:54 PM PDT 24 Aug 05 07:47:05 PM PDT 24 6387459817 ps
T500 /workspace/coverage/cover_reg_top/11.chip_same_csr_outstanding.427209545 Aug 05 07:34:34 PM PDT 24 Aug 05 08:47:40 PM PDT 24 30547670709 ps
T1653 /workspace/coverage/cover_reg_top/38.xbar_smoke_zero_delays.2686377193 Aug 05 07:42:31 PM PDT 24 Aug 05 07:42:37 PM PDT 24 42037704 ps
T1654 /workspace/coverage/cover_reg_top/76.xbar_same_source.3473888497 Aug 05 07:49:59 PM PDT 24 Aug 05 07:50:57 PM PDT 24 2047362652 ps
T1655 /workspace/coverage/cover_reg_top/97.xbar_random_large_delays.497396635 Aug 05 07:54:08 PM PDT 24 Aug 05 08:01:27 PM PDT 24 40084598953 ps
T1656 /workspace/coverage/cover_reg_top/70.xbar_smoke_slow_rsp.1183504347 Aug 05 07:48:50 PM PDT 24 Aug 05 07:50:13 PM PDT 24 5030713165 ps
T1657 /workspace/coverage/cover_reg_top/50.xbar_access_same_device.2048033287 Aug 05 07:44:36 PM PDT 24 Aug 05 07:44:56 PM PDT 24 179048533 ps
T1658 /workspace/coverage/cover_reg_top/16.xbar_random_large_delays.2262065839 Aug 05 07:36:12 PM PDT 24 Aug 05 07:53:29 PM PDT 24 108868135382 ps
T826 /workspace/coverage/cover_reg_top/31.xbar_stress_all_with_rand_reset.4152536377 Aug 05 07:41:20 PM PDT 24 Aug 05 07:43:10 PM PDT 24 553622259 ps
T1659 /workspace/coverage/cover_reg_top/3.xbar_stress_all_with_error.2813672436 Aug 05 07:33:42 PM PDT 24 Aug 05 07:37:05 PM PDT 24 5660542743 ps
T1660 /workspace/coverage/cover_reg_top/95.xbar_access_same_device_slow_rsp.3596801457 Aug 05 07:53:48 PM PDT 24 Aug 05 08:16:14 PM PDT 24 80982501064 ps
T1661 /workspace/coverage/cover_reg_top/42.xbar_random_large_delays.1337840848 Aug 05 07:43:13 PM PDT 24 Aug 05 07:49:58 PM PDT 24 38977065213 ps
T1662 /workspace/coverage/cover_reg_top/81.xbar_unmapped_addr.462196633 Aug 05 07:51:12 PM PDT 24 Aug 05 07:51:56 PM PDT 24 1228488564 ps
T1663 /workspace/coverage/cover_reg_top/64.xbar_stress_all_with_rand_reset.2721284773 Aug 05 07:47:39 PM PDT 24 Aug 05 07:51:20 PM PDT 24 4371600715 ps
T1664 /workspace/coverage/cover_reg_top/11.xbar_stress_all_with_reset_error.2651752094 Aug 05 07:34:31 PM PDT 24 Aug 05 07:35:03 PM PDT 24 120774594 ps
T451 /workspace/coverage/cover_reg_top/77.xbar_stress_all_with_rand_reset.3380842201 Aug 05 07:50:22 PM PDT 24 Aug 05 07:57:05 PM PDT 24 8090454493 ps
T1665 /workspace/coverage/cover_reg_top/1.xbar_access_same_device_slow_rsp.573266971 Aug 05 07:32:01 PM PDT 24 Aug 05 08:04:01 PM PDT 24 110987165055 ps
T1666 /workspace/coverage/cover_reg_top/83.xbar_random_large_delays.4276689263 Aug 05 07:51:35 PM PDT 24 Aug 05 08:10:18 PM PDT 24 104799940649 ps
T1667 /workspace/coverage/cover_reg_top/33.xbar_random_zero_delays.4280538702 Aug 05 07:41:25 PM PDT 24 Aug 05 07:41:43 PM PDT 24 165772264 ps
T1668 /workspace/coverage/cover_reg_top/56.xbar_random_zero_delays.2143005982 Aug 05 07:45:53 PM PDT 24 Aug 05 07:46:06 PM PDT 24 150994306 ps
T1669 /workspace/coverage/cover_reg_top/28.xbar_error_and_unmapped_addr.2796707135 Aug 05 07:41:00 PM PDT 24 Aug 05 07:41:11 PM PDT 24 71418860 ps
T1670 /workspace/coverage/cover_reg_top/87.xbar_smoke_zero_delays.814042189 Aug 05 07:52:15 PM PDT 24 Aug 05 07:52:20 PM PDT 24 36506790 ps
T1671 /workspace/coverage/cover_reg_top/48.xbar_smoke_slow_rsp.3815178497 Aug 05 07:44:14 PM PDT 24 Aug 05 07:45:40 PM PDT 24 5202099532 ps
T607 /workspace/coverage/cover_reg_top/59.xbar_access_same_device_slow_rsp.4204284727 Aug 05 07:46:32 PM PDT 24 Aug 05 08:20:13 PM PDT 24 110728527457 ps
T1672 /workspace/coverage/cover_reg_top/37.xbar_same_source.2508199358 Aug 05 07:42:32 PM PDT 24 Aug 05 07:42:43 PM PDT 24 111496261 ps
T1673 /workspace/coverage/cover_reg_top/60.xbar_smoke.1331413874 Aug 05 07:46:41 PM PDT 24 Aug 05 07:46:48 PM PDT 24 45961366 ps
T1674 /workspace/coverage/cover_reg_top/35.xbar_unmapped_addr.783989460 Aug 05 07:41:50 PM PDT 24 Aug 05 07:42:13 PM PDT 24 168266229 ps
T1675 /workspace/coverage/cover_reg_top/37.xbar_random_large_delays.2244832768 Aug 05 07:42:26 PM PDT 24 Aug 05 07:48:52 PM PDT 24 36331306960 ps
T1676 /workspace/coverage/cover_reg_top/79.xbar_access_same_device.797993160 Aug 05 07:50:40 PM PDT 24 Aug 05 07:51:03 PM PDT 24 591239390 ps
T1677 /workspace/coverage/cover_reg_top/15.xbar_random.1067381782 Aug 05 07:35:57 PM PDT 24 Aug 05 07:36:28 PM PDT 24 974122262 ps
T1678 /workspace/coverage/cover_reg_top/4.xbar_smoke.3561898593 Aug 05 07:33:46 PM PDT 24 Aug 05 07:33:55 PM PDT 24 210756845 ps
T1679 /workspace/coverage/cover_reg_top/7.chip_csr_mem_rw_with_rand_reset.3464428743 Aug 05 07:33:56 PM PDT 24 Aug 05 07:41:12 PM PDT 24 7297715620 ps
T560 /workspace/coverage/cover_reg_top/2.chip_tl_errors.2168283847 Aug 05 07:32:01 PM PDT 24 Aug 05 07:40:47 PM PDT 24 4945251845 ps
T1680 /workspace/coverage/cover_reg_top/69.xbar_random_zero_delays.141551329 Aug 05 07:48:33 PM PDT 24 Aug 05 07:48:57 PM PDT 24 281409489 ps
T1681 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_reset_error.4186381360 Aug 05 07:41:22 PM PDT 24 Aug 05 07:42:22 PM PDT 24 149755953 ps
T477 /workspace/coverage/cover_reg_top/40.xbar_access_same_device_slow_rsp.2844797762 Aug 05 07:42:54 PM PDT 24 Aug 05 08:00:26 PM PDT 24 67132673825 ps
T1682 /workspace/coverage/cover_reg_top/8.xbar_random_large_delays.1184294749 Aug 05 07:34:03 PM PDT 24 Aug 05 07:46:33 PM PDT 24 67889248457 ps
T1683 /workspace/coverage/cover_reg_top/22.xbar_random_zero_delays.2360669 Aug 05 07:37:38 PM PDT 24 Aug 05 07:37:59 PM PDT 24 203347192 ps
T1684 /workspace/coverage/cover_reg_top/4.xbar_random_zero_delays.2595011041 Aug 05 07:33:44 PM PDT 24 Aug 05 07:34:20 PM PDT 24 372366483 ps
T1685 /workspace/coverage/cover_reg_top/1.chip_csr_rw.1714007711 Aug 05 07:32:00 PM PDT 24 Aug 05 07:36:44 PM PDT 24 4198623931 ps
T1686 /workspace/coverage/cover_reg_top/70.xbar_unmapped_addr.739359427 Aug 05 07:48:49 PM PDT 24 Aug 05 07:49:49 PM PDT 24 1325985676 ps
T1687 /workspace/coverage/cover_reg_top/42.xbar_access_same_device_slow_rsp.883465921 Aug 05 07:43:14 PM PDT 24 Aug 05 07:44:51 PM PDT 24 5863194503 ps
T1688 /workspace/coverage/cover_reg_top/61.xbar_stress_all_with_error.645362718 Aug 05 07:47:01 PM PDT 24 Aug 05 07:50:35 PM PDT 24 6232726298 ps
T1689 /workspace/coverage/cover_reg_top/92.xbar_smoke_large_delays.757481500 Aug 05 07:53:22 PM PDT 24 Aug 05 07:55:08 PM PDT 24 10168475858 ps
T1690 /workspace/coverage/cover_reg_top/69.xbar_unmapped_addr.1123184509 Aug 05 07:48:41 PM PDT 24 Aug 05 07:48:46 PM PDT 24 21521317 ps
T1691 /workspace/coverage/cover_reg_top/60.xbar_same_source.1398023186 Aug 05 07:46:42 PM PDT 24 Aug 05 07:46:53 PM PDT 24 121600358 ps
T1692 /workspace/coverage/cover_reg_top/25.xbar_error_random.3885619541 Aug 05 07:41:01 PM PDT 24 Aug 05 07:42:13 PM PDT 24 2136147380 ps
T1693 /workspace/coverage/cover_reg_top/15.xbar_unmapped_addr.3118847772 Aug 05 07:35:59 PM PDT 24 Aug 05 07:36:27 PM PDT 24 228235592 ps
T1694 /workspace/coverage/cover_reg_top/93.xbar_access_same_device.3113197702 Aug 05 07:53:25 PM PDT 24 Aug 05 07:53:56 PM PDT 24 690812989 ps
T1695 /workspace/coverage/cover_reg_top/98.xbar_random.2616708303 Aug 05 07:54:16 PM PDT 24 Aug 05 07:54:45 PM PDT 24 330591962 ps
T1696 /workspace/coverage/cover_reg_top/44.xbar_error_random.3263359400 Aug 05 07:43:42 PM PDT 24 Aug 05 07:44:21 PM PDT 24 573250801 ps
T1697 /workspace/coverage/cover_reg_top/15.chip_same_csr_outstanding.98044617 Aug 05 07:35:43 PM PDT 24 Aug 05 07:59:39 PM PDT 24 16339596664 ps
T1698 /workspace/coverage/cover_reg_top/52.xbar_access_same_device.2916957833 Aug 05 07:45:03 PM PDT 24 Aug 05 07:45:16 PM PDT 24 282813838 ps
T1699 /workspace/coverage/cover_reg_top/52.xbar_unmapped_addr.1110614882 Aug 05 07:44:58 PM PDT 24 Aug 05 07:45:31 PM PDT 24 806998388 ps
T484 /workspace/coverage/cover_reg_top/23.xbar_stress_all.3676307716 Aug 05 07:38:06 PM PDT 24 Aug 05 07:43:21 PM PDT 24 8452917531 ps
T1700 /workspace/coverage/cover_reg_top/5.xbar_smoke_slow_rsp.2257413667 Aug 05 07:33:44 PM PDT 24 Aug 05 07:35:09 PM PDT 24 4952111342 ps
T494 /workspace/coverage/cover_reg_top/20.xbar_stress_all.785947582 Aug 05 07:37:08 PM PDT 24 Aug 05 07:41:34 PM PDT 24 3767950089 ps
T1701 /workspace/coverage/cover_reg_top/89.xbar_error_random.4161777269 Aug 05 07:52:55 PM PDT 24 Aug 05 07:53:51 PM PDT 24 1712530705 ps
T1702 /workspace/coverage/cover_reg_top/60.xbar_error_random.567256169 Aug 05 07:46:40 PM PDT 24 Aug 05 07:47:52 PM PDT 24 2294619008 ps
T1703 /workspace/coverage/cover_reg_top/8.xbar_error_and_unmapped_addr.607955284 Aug 05 07:34:01 PM PDT 24 Aug 05 07:34:32 PM PDT 24 277624487 ps
T1704 /workspace/coverage/cover_reg_top/29.xbar_smoke_large_delays.1699123714 Aug 05 07:41:11 PM PDT 24 Aug 05 07:42:41 PM PDT 24 8457662478 ps
T1705 /workspace/coverage/cover_reg_top/46.xbar_random_slow_rsp.905994391 Aug 05 07:43:56 PM PDT 24 Aug 05 07:48:43 PM PDT 24 17430742810 ps
T1706 /workspace/coverage/cover_reg_top/91.xbar_random_zero_delays.3980943910 Aug 05 07:53:07 PM PDT 24 Aug 05 07:53:47 PM PDT 24 458428706 ps
T1707 /workspace/coverage/cover_reg_top/58.xbar_stress_all_with_error.3735716015 Aug 05 07:46:36 PM PDT 24 Aug 05 07:47:13 PM PDT 24 999261580 ps
T1708 /workspace/coverage/cover_reg_top/6.xbar_stress_all.2150265938 Aug 05 07:34:03 PM PDT 24 Aug 05 07:36:00 PM PDT 24 3665392512 ps
T1709 /workspace/coverage/cover_reg_top/14.xbar_random_large_delays.2288218669 Aug 05 07:35:41 PM PDT 24 Aug 05 07:50:15 PM PDT 24 79470169797 ps
T1710 /workspace/coverage/cover_reg_top/56.xbar_unmapped_addr.62918427 Aug 05 07:45:51 PM PDT 24 Aug 05 07:45:57 PM PDT 24 74120284 ps
T1711 /workspace/coverage/cover_reg_top/16.xbar_error_random.274585972 Aug 05 07:36:15 PM PDT 24 Aug 05 07:36:27 PM PDT 24 271320415 ps
T1712 /workspace/coverage/cover_reg_top/54.xbar_same_source.924326446 Aug 05 07:45:27 PM PDT 24 Aug 05 07:45:59 PM PDT 24 1014134920 ps
T1713 /workspace/coverage/cover_reg_top/17.xbar_smoke_large_delays.66707710 Aug 05 07:36:17 PM PDT 24 Aug 05 07:37:38 PM PDT 24 8165328414 ps
T1714 /workspace/coverage/cover_reg_top/57.xbar_error_and_unmapped_addr.2267670401 Aug 05 07:46:20 PM PDT 24 Aug 05 07:47:21 PM PDT 24 1548246127 ps
T1715 /workspace/coverage/cover_reg_top/72.xbar_random_zero_delays.3756103883 Aug 05 07:49:15 PM PDT 24 Aug 05 07:49:44 PM PDT 24 340072921 ps
T1716 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_error.681981200 Aug 05 07:43:48 PM PDT 24 Aug 05 07:48:32 PM PDT 24 8010327617 ps
T1717 /workspace/coverage/cover_reg_top/61.xbar_smoke_slow_rsp.1391332358 Aug 05 07:46:48 PM PDT 24 Aug 05 07:48:07 PM PDT 24 4893225838 ps
T1718 /workspace/coverage/cover_reg_top/20.xbar_random_large_delays.2393524935 Aug 05 07:37:09 PM PDT 24 Aug 05 07:52:39 PM PDT 24 91254860106 ps
T1719 /workspace/coverage/cover_reg_top/1.xbar_smoke.1458347163 Aug 05 07:32:08 PM PDT 24 Aug 05 07:32:15 PM PDT 24 48400133 ps
T1720 /workspace/coverage/cover_reg_top/53.xbar_error_and_unmapped_addr.2470118532 Aug 05 07:45:18 PM PDT 24 Aug 05 07:45:57 PM PDT 24 957278002 ps
T1721 /workspace/coverage/cover_reg_top/77.xbar_smoke_slow_rsp.2905437648 Aug 05 07:50:08 PM PDT 24 Aug 05 07:51:20 PM PDT 24 4119848886 ps
T1722 /workspace/coverage/cover_reg_top/83.xbar_same_source.735643595 Aug 05 07:51:36 PM PDT 24 Aug 05 07:52:05 PM PDT 24 461050434 ps
T1723 /workspace/coverage/cover_reg_top/68.xbar_smoke_large_delays.2021301884 Aug 05 07:48:20 PM PDT 24 Aug 05 07:49:51 PM PDT 24 8701367207 ps
T1724 /workspace/coverage/cover_reg_top/44.xbar_random_slow_rsp.3499627661 Aug 05 07:43:40 PM PDT 24 Aug 05 07:57:10 PM PDT 24 47600942489 ps
T830 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_reset_error.561541950 Aug 05 07:49:32 PM PDT 24 Aug 05 07:53:22 PM PDT 24 2591320414 ps
T1725 /workspace/coverage/cover_reg_top/95.xbar_random_slow_rsp.3484274667 Aug 05 07:53:51 PM PDT 24 Aug 05 08:05:59 PM PDT 24 38800691514 ps
T1726 /workspace/coverage/cover_reg_top/33.xbar_same_source.3300026771 Aug 05 07:41:29 PM PDT 24 Aug 05 07:42:04 PM PDT 24 530353134 ps
T1727 /workspace/coverage/cover_reg_top/11.xbar_smoke_slow_rsp.3074359744 Aug 05 07:34:29 PM PDT 24 Aug 05 07:35:34 PM PDT 24 3765843501 ps
T1728 /workspace/coverage/cover_reg_top/59.xbar_same_source.2225623067 Aug 05 07:46:29 PM PDT 24 Aug 05 07:47:44 PM PDT 24 2558102479 ps
T1729 /workspace/coverage/cover_reg_top/21.xbar_access_same_device_slow_rsp.4294095484 Aug 05 07:37:28 PM PDT 24 Aug 05 07:44:08 PM PDT 24 22283462991 ps
T415 /workspace/coverage/cover_reg_top/1.chip_same_csr_outstanding.2584555617 Aug 05 07:31:51 PM PDT 24 Aug 05 08:49:18 PM PDT 24 30946409716 ps
T1730 /workspace/coverage/cover_reg_top/84.xbar_random_large_delays.1344732850 Aug 05 07:51:52 PM PDT 24 Aug 05 08:01:31 PM PDT 24 50857530987 ps
T1731 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_reset_error.4170926505 Aug 05 07:43:40 PM PDT 24 Aug 05 07:45:15 PM PDT 24 274587660 ps
T1732 /workspace/coverage/cover_reg_top/45.xbar_smoke_slow_rsp.2525597221 Aug 05 07:43:49 PM PDT 24 Aug 05 07:45:29 PM PDT 24 5916415635 ps
T1733 /workspace/coverage/cover_reg_top/88.xbar_access_same_device.3360038930 Aug 05 07:52:28 PM PDT 24 Aug 05 07:53:36 PM PDT 24 917488945 ps
T1734 /workspace/coverage/cover_reg_top/91.xbar_random_large_delays.3776090327 Aug 05 07:53:07 PM PDT 24 Aug 05 08:07:08 PM PDT 24 81718415981 ps
T1735 /workspace/coverage/cover_reg_top/46.xbar_error_random.431220304 Aug 05 07:44:08 PM PDT 24 Aug 05 07:45:20 PM PDT 24 2281312725 ps
T1736 /workspace/coverage/cover_reg_top/65.xbar_random_slow_rsp.816116451 Aug 05 07:47:49 PM PDT 24 Aug 05 07:57:15 PM PDT 24 34950163107 ps
T1737 /workspace/coverage/cover_reg_top/66.xbar_smoke_zero_delays.454747054 Aug 05 07:48:00 PM PDT 24 Aug 05 07:48:06 PM PDT 24 46559497 ps
T1738 /workspace/coverage/cover_reg_top/91.xbar_stress_all.2727894860 Aug 05 07:53:09 PM PDT 24 Aug 05 07:54:35 PM PDT 24 2289300699 ps
T1739 /workspace/coverage/cover_reg_top/31.xbar_same_source.3365797141 Aug 05 07:41:20 PM PDT 24 Aug 05 07:41:40 PM PDT 24 267235358 ps
T1740 /workspace/coverage/cover_reg_top/1.xbar_smoke_slow_rsp.3859934224 Aug 05 07:32:10 PM PDT 24 Aug 05 07:33:29 PM PDT 24 4770686678 ps
T1741 /workspace/coverage/cover_reg_top/35.xbar_random_large_delays.3496716275 Aug 05 07:41:37 PM PDT 24 Aug 05 07:49:25 PM PDT 24 46325312384 ps
T819 /workspace/coverage/cover_reg_top/12.xbar_stress_all_with_rand_reset.3974776537 Aug 05 07:35:08 PM PDT 24 Aug 05 07:42:28 PM PDT 24 5669725688 ps
T1742 /workspace/coverage/cover_reg_top/50.xbar_random.2957504014 Aug 05 07:44:38 PM PDT 24 Aug 05 07:44:58 PM PDT 24 186654206 ps
T414 /workspace/coverage/cover_reg_top/3.chip_csr_bit_bash.1864783729 Aug 05 07:32:23 PM PDT 24 Aug 05 07:46:14 PM PDT 24 9074441919 ps
T1743 /workspace/coverage/cover_reg_top/46.xbar_unmapped_addr.2951243646 Aug 05 07:44:08 PM PDT 24 Aug 05 07:44:34 PM PDT 24 661826564 ps
T1744 /workspace/coverage/cover_reg_top/74.xbar_random.663091116 Aug 05 07:49:34 PM PDT 24 Aug 05 07:49:41 PM PDT 24 103566918 ps
T1745 /workspace/coverage/cover_reg_top/19.xbar_random_slow_rsp.2344365256 Aug 05 07:36:47 PM PDT 24 Aug 05 07:43:02 PM PDT 24 22159076156 ps
T1746 /workspace/coverage/cover_reg_top/4.xbar_random_large_delays.1660385901 Aug 05 07:33:42 PM PDT 24 Aug 05 07:38:52 PM PDT 24 31016903379 ps
T823 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_reset_error.662131801 Aug 05 07:38:22 PM PDT 24 Aug 05 07:40:24 PM PDT 24 443181493 ps
T1747 /workspace/coverage/cover_reg_top/62.xbar_smoke_large_delays.4174015431 Aug 05 07:47:16 PM PDT 24 Aug 05 07:48:38 PM PDT 24 7986996018 ps
T1748 /workspace/coverage/cover_reg_top/43.xbar_unmapped_addr.3894126251 Aug 05 07:43:19 PM PDT 24 Aug 05 07:43:26 PM PDT 24 87311461 ps
T1749 /workspace/coverage/cover_reg_top/64.xbar_stress_all.160931967 Aug 05 07:47:41 PM PDT 24 Aug 05 07:53:42 PM PDT 24 10244504318 ps
T1750 /workspace/coverage/cover_reg_top/0.chip_csr_rw.490835555 Aug 05 07:31:43 PM PDT 24 Aug 05 07:42:08 PM PDT 24 5760883248 ps
T1751 /workspace/coverage/cover_reg_top/19.xbar_stress_all.3401640013 Aug 05 07:36:47 PM PDT 24 Aug 05 07:40:36 PM PDT 24 6992411639 ps
T1752 /workspace/coverage/cover_reg_top/86.xbar_smoke_large_delays.725211649 Aug 05 07:52:01 PM PDT 24 Aug 05 07:53:24 PM PDT 24 8674310819 ps
T1753 /workspace/coverage/cover_reg_top/16.chip_csr_mem_rw_with_rand_reset.280477833 Aug 05 07:36:08 PM PDT 24 Aug 05 07:52:40 PM PDT 24 12811331461 ps
T1754 /workspace/coverage/cover_reg_top/6.xbar_error_random.2622194725 Aug 05 07:33:57 PM PDT 24 Aug 05 07:34:31 PM PDT 24 438044906 ps
T1755 /workspace/coverage/cover_reg_top/82.xbar_smoke_zero_delays.3522845434 Aug 05 07:51:20 PM PDT 24 Aug 05 07:51:26 PM PDT 24 39205290 ps
T1756 /workspace/coverage/cover_reg_top/91.xbar_smoke.2612170697 Aug 05 07:52:59 PM PDT 24 Aug 05 07:53:07 PM PDT 24 166526913 ps
T1757 /workspace/coverage/cover_reg_top/17.chip_csr_rw.1905971457 Aug 05 07:36:17 PM PDT 24 Aug 05 07:41:52 PM PDT 24 4659139550 ps
T1758 /workspace/coverage/cover_reg_top/6.xbar_random.2370320295 Aug 05 07:33:57 PM PDT 24 Aug 05 07:34:30 PM PDT 24 358193270 ps
T1759 /workspace/coverage/cover_reg_top/20.xbar_stress_all_with_reset_error.3305878609 Aug 05 07:37:20 PM PDT 24 Aug 05 07:45:57 PM PDT 24 5857459285 ps
T1760 /workspace/coverage/cover_reg_top/51.xbar_smoke_large_delays.1920222966 Aug 05 07:44:50 PM PDT 24 Aug 05 07:46:45 PM PDT 24 10616483470 ps
T561 /workspace/coverage/cover_reg_top/32.xbar_access_same_device_slow_rsp.3547874261 Aug 05 07:41:19 PM PDT 24 Aug 05 08:24:35 PM PDT 24 153161628775 ps
T1761 /workspace/coverage/cover_reg_top/76.xbar_error_random.766635409 Aug 05 07:50:00 PM PDT 24 Aug 05 07:51:01 PM PDT 24 1733866705 ps
T1762 /workspace/coverage/cover_reg_top/46.xbar_same_source.3644165980 Aug 05 07:44:09 PM PDT 24 Aug 05 07:45:13 PM PDT 24 2286645918 ps
T1763 /workspace/coverage/cover_reg_top/2.xbar_random.1256681532 Aug 05 07:32:10 PM PDT 24 Aug 05 07:32:22 PM PDT 24 295825739 ps
T1764 /workspace/coverage/cover_reg_top/49.xbar_access_same_device.56797458 Aug 05 07:44:25 PM PDT 24 Aug 05 07:45:32 PM PDT 24 1830571486 ps
T1765 /workspace/coverage/cover_reg_top/73.xbar_random.1207864973 Aug 05 07:49:36 PM PDT 24 Aug 05 07:50:14 PM PDT 24 917673173 ps
T1766 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_error.1935262806 Aug 05 07:35:40 PM PDT 24 Aug 05 07:41:56 PM PDT 24 5034719417 ps
T1767 /workspace/coverage/cover_reg_top/29.xbar_smoke_slow_rsp.877562210 Aug 05 07:41:20 PM PDT 24 Aug 05 07:42:43 PM PDT 24 5400459820 ps
T1768 /workspace/coverage/cover_reg_top/49.xbar_smoke.1961222088 Aug 05 07:44:24 PM PDT 24 Aug 05 07:44:32 PM PDT 24 176911798 ps
T1769 /workspace/coverage/cover_reg_top/55.xbar_unmapped_addr.4294872286 Aug 05 07:45:43 PM PDT 24 Aug 05 07:46:10 PM PDT 24 651018745 ps
T1770 /workspace/coverage/cover_reg_top/3.chip_same_csr_outstanding.524920112 Aug 05 07:32:21 PM PDT 24 Aug 05 08:44:11 PM PDT 24 28747137930 ps
T1771 /workspace/coverage/cover_reg_top/14.xbar_error_and_unmapped_addr.1677970007 Aug 05 07:35:39 PM PDT 24 Aug 05 07:35:51 PM PDT 24 252580657 ps
T1772 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_error.2087327258 Aug 05 07:50:28 PM PDT 24 Aug 05 07:56:15 PM PDT 24 11069679433 ps
T1773 /workspace/coverage/cover_reg_top/34.xbar_access_same_device.3630952292 Aug 05 07:41:25 PM PDT 24 Aug 05 07:41:38 PM PDT 24 257782619 ps
T1774 /workspace/coverage/cover_reg_top/37.xbar_smoke_large_delays.3729097074 Aug 05 07:42:19 PM PDT 24 Aug 05 07:44:02 PM PDT 24 9766461306 ps
T1775 /workspace/coverage/cover_reg_top/98.xbar_stress_all_with_error.3739549368 Aug 05 07:54:28 PM PDT 24 Aug 05 07:55:51 PM PDT 24 2588463649 ps
T1776 /workspace/coverage/cover_reg_top/6.xbar_smoke.1445173091 Aug 05 07:33:59 PM PDT 24 Aug 05 07:34:07 PM PDT 24 168883981 ps
T611 /workspace/coverage/cover_reg_top/27.chip_tl_errors.606737095 Aug 05 07:41:01 PM PDT 24 Aug 05 07:46:12 PM PDT 24 3886641952 ps
T1777 /workspace/coverage/cover_reg_top/58.xbar_error_and_unmapped_addr.4151711737 Aug 05 07:46:32 PM PDT 24 Aug 05 07:46:52 PM PDT 24 431384789 ps
T1778 /workspace/coverage/cover_reg_top/40.xbar_random_slow_rsp.1877744594 Aug 05 07:42:52 PM PDT 24 Aug 05 07:57:44 PM PDT 24 53181642879 ps
T1779 /workspace/coverage/cover_reg_top/77.xbar_same_source.3464851910 Aug 05 07:50:08 PM PDT 24 Aug 05 07:50:15 PM PDT 24 143639720 ps
T1780 /workspace/coverage/cover_reg_top/33.xbar_error_and_unmapped_addr.1647165970 Aug 05 07:41:25 PM PDT 24 Aug 05 07:41:36 PM PDT 24 234868705 ps
T1781 /workspace/coverage/cover_reg_top/66.xbar_random_large_delays.3655440386 Aug 05 07:47:58 PM PDT 24 Aug 05 07:48:51 PM PDT 24 5431969348 ps
T1782 /workspace/coverage/cover_reg_top/2.xbar_smoke_zero_delays.2143658628 Aug 05 07:32:10 PM PDT 24 Aug 05 07:32:16 PM PDT 24 46383725 ps
T1783 /workspace/coverage/cover_reg_top/89.xbar_smoke_large_delays.411904213 Aug 05 07:52:37 PM PDT 24 Aug 05 07:54:13 PM PDT 24 8916042237 ps
T1784 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_rand_reset.165196486 Aug 05 07:45:37 PM PDT 24 Aug 05 07:46:17 PM PDT 24 53159911 ps
T1785 /workspace/coverage/cover_reg_top/79.xbar_smoke_large_delays.300613787 Aug 05 07:50:39 PM PDT 24 Aug 05 07:52:01 PM PDT 24 7813483896 ps
T1786 /workspace/coverage/cover_reg_top/59.xbar_random.2089711807 Aug 05 07:46:32 PM PDT 24 Aug 05 07:47:11 PM PDT 24 441718171 ps
T1787 /workspace/coverage/cover_reg_top/6.chip_csr_rw.4255471565 Aug 05 07:33:57 PM PDT 24 Aug 05 07:41:58 PM PDT 24 4960139503 ps
T1788 /workspace/coverage/cover_reg_top/65.xbar_smoke_slow_rsp.619443324 Aug 05 07:47:39 PM PDT 24 Aug 05 07:49:18 PM PDT 24 5862307985 ps
T1789 /workspace/coverage/cover_reg_top/98.xbar_random_zero_delays.116606227 Aug 05 07:54:26 PM PDT 24 Aug 05 07:55:17 PM PDT 24 560819358 ps
T1790 /workspace/coverage/cover_reg_top/32.xbar_smoke_large_delays.576957850 Aug 05 07:41:19 PM PDT 24 Aug 05 07:42:31 PM PDT 24 6918646986 ps
T1791 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_rand_reset.1026575533 Aug 05 07:44:59 PM PDT 24 Aug 05 07:52:27 PM PDT 24 5521314833 ps
T1792 /workspace/coverage/cover_reg_top/40.xbar_smoke.1000588539 Aug 05 07:42:42 PM PDT 24 Aug 05 07:42:48 PM PDT 24 44803661 ps
T585 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_error.2550494385 Aug 05 07:44:32 PM PDT 24 Aug 05 07:49:27 PM PDT 24 3964649205 ps
T1793 /workspace/coverage/cover_reg_top/2.xbar_same_source.4180882121 Aug 05 07:32:09 PM PDT 24 Aug 05 07:32:24 PM PDT 24 418699799 ps
T1794 /workspace/coverage/cover_reg_top/84.xbar_error_random.2710460254 Aug 05 07:51:50 PM PDT 24 Aug 05 07:52:15 PM PDT 24 273228083 ps
T1795 /workspace/coverage/cover_reg_top/39.xbar_smoke_large_delays.4127836107 Aug 05 07:42:44 PM PDT 24 Aug 05 07:44:38 PM PDT 24 10507745279 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%