Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : clkmgr_byp
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_clkmgr_0.1/rtl/clkmgr_byp.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_clkmgr_byp 0.00 0.00



Module Instance : tb.dut.u_clkmgr_byp

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
21.89 0.00 0.00 87.58 0.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_all_ack_sync 0.00 0.00 0.00 0.00
u_all_byp_req 0.00 0.00 0.00
u_en_sync 0.00 0.00 0.00
u_hi_speed_sel 0.00 0.00 0.00
u_io_ack_sync 0.00 0.00 0.00 0.00
u_io_byp_req 0.00 0.00 0.00
u_lc_byp_req 0.00 0.00 0.00
u_send 0.00 0.00 0.00
u_step_down_acks_sync 0.00 0.00 0.00


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : clkmgr_byp
Line No.TotalCoveredPercent
TOTAL300.00
CONT_ASSIGN85100.00
CONT_ASSIGN111100.00
CONT_ASSIGN114100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_clkmgr_0.1/rtl/clkmgr_byp.sv' or '../src/lowrisc_opentitan_top_earlgrey_clkmgr_0.1/rtl/clkmgr_byp.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
85 0 1
111 0 1
114 0 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%