| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | 
| 100.00 | 100.00 | 
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | 
| tb.dut.u_cdc.u_sync_rom_ctrl.gen_flops.gen_stable_chks.u_mubi_xor.gen_generic.u_impl_generic | 100.00 | 100.00 | 
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | 
| 100.00 | 100.00 | 
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | 
| 100.00 | 100.00 | 
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME | 
| gen_flops.gen_stable_chks.u_mubi_xor | 
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | 
| no children | |||||||
| Line No. | Total | Covered | Percent | |
|---|---|---|---|---|
| TOTAL | 1 | 1 | 100.00 | |
| CONT_ASSIGN | 15 | 1 | 1 | 100.00 | 
14 15 1/1 assign out_o = in0_i ^ in1_i; Tests: T1 T2 T3
| 0% | 10% | 20% | 30% | 40% | 50% | 60% | 70% | 80% | 90% | 100% |