T613 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_fifo_watermarks_tx.3310959754 |
|
|
Aug 25 06:04:28 AM UTC 24 |
Aug 25 06:04:31 AM UTC 24 |
128164246 ps |
T614 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_fifo_watermarks_acq.839882324 |
|
|
Aug 25 06:04:27 AM UTC 24 |
Aug 25 06:04:33 AM UTC 24 |
1775840858 ps |
T615 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_bad_addr.4161467803 |
|
|
Aug 25 06:04:23 AM UTC 24 |
Aug 25 06:04:33 AM UTC 24 |
847528482 ps |
T616 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_alert_test.1279651267 |
|
|
Aug 25 06:04:32 AM UTC 24 |
Aug 25 06:04:34 AM UTC 24 |
37171287 ps |
T617 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_smbus_maxlen.2981733938 |
|
|
Aug 25 06:04:29 AM UTC 24 |
Aug 25 06:04:34 AM UTC 24 |
415088183 ps |
T294 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_tx_stretch_ctrl.891103245 |
|
|
Aug 25 06:04:28 AM UTC 24 |
Aug 25 06:04:35 AM UTC 24 |
151692523 ps |
T618 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_nack_acqfull_addr.2023592062 |
|
|
Aug 25 06:04:29 AM UTC 24 |
Aug 25 06:04:35 AM UTC 24 |
958427612 ps |
T619 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_nack_acqfull.2630647941 |
|
|
Aug 25 06:04:29 AM UTC 24 |
Aug 25 06:04:35 AM UTC 24 |
598616692 ps |
T620 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_override.643240168 |
|
|
Aug 25 06:04:33 AM UTC 24 |
Aug 25 06:04:36 AM UTC 24 |
86908478 ps |
T621 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_nack_txstretch.1977853051 |
|
|
Aug 25 06:04:32 AM UTC 24 |
Aug 25 06:04:36 AM UTC 24 |
961100767 ps |
T622 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_reset_fmt.736983023 |
|
|
Aug 25 06:04:36 AM UTC 24 |
Aug 25 06:04:39 AM UTC 24 |
103789668 ps |
T281 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_host_may_nack.2405919522 |
|
|
Aug 25 06:04:26 AM UTC 24 |
Aug 25 06:04:40 AM UTC 24 |
1333293306 ps |
T623 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_perf_precise.233894088 |
|
|
Aug 25 06:04:39 AM UTC 24 |
Aug 25 06:04:42 AM UTC 24 |
43086601 ps |
T624 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_host_stretch_timeout.3380439816 |
|
|
Aug 25 06:03:59 AM UTC 24 |
Aug 25 06:04:44 AM UTC 24 |
2915516777 ps |
T625 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_error_intr.2218850025 |
|
|
Aug 25 06:04:42 AM UTC 24 |
Aug 25 06:04:46 AM UTC 24 |
1056491785 ps |
T626 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_reset_rx.504439615 |
|
|
Aug 25 06:04:36 AM UTC 24 |
Aug 25 06:04:51 AM UTC 24 |
233485578 ps |
T627 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_stress_rd.4131898659 |
|
|
Aug 25 06:04:06 AM UTC 24 |
Aug 25 06:04:57 AM UTC 24 |
15179978244 ps |
T120 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/13.i2c_host_fifo_watermark.3733742051 |
|
|
Aug 25 06:02:21 AM UTC 24 |
Aug 25 06:04:58 AM UTC 24 |
22472298547 ps |
T628 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_fmt_empty.64863647 |
|
|
Aug 25 06:04:36 AM UTC 24 |
Aug 25 06:05:03 AM UTC 24 |
427731701 ps |
T629 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_stretch_timeout.2002258308 |
|
|
Aug 25 06:04:40 AM UTC 24 |
Aug 25 06:05:04 AM UTC 24 |
1525841831 ps |
T630 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_stress_rd.663134931 |
|
|
Aug 25 06:04:57 AM UTC 24 |
Aug 25 06:05:07 AM UTC 24 |
1359919896 ps |
T631 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/10.i2c_target_stress_all.3773635460 |
|
|
Aug 25 06:00:40 AM UTC 24 |
Aug 25 06:05:08 AM UTC 24 |
21214548897 ps |
T632 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/14.i2c_host_fifo_full.3206866245 |
|
|
Aug 25 06:03:08 AM UTC 24 |
Aug 25 06:05:09 AM UTC 24 |
13744191225 ps |
T633 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_fifo_reset_acq.2965414848 |
|
|
Aug 25 06:05:10 AM UTC 24 |
Aug 25 06:05:12 AM UTC 24 |
381365578 ps |
T634 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_stress_wr.1783371562 |
|
|
Aug 25 06:04:51 AM UTC 24 |
Aug 25 06:05:13 AM UTC 24 |
10548609464 ps |
T635 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/12.i2c_host_fifo_overflow.2331595498 |
|
|
Aug 25 06:01:35 AM UTC 24 |
Aug 25 06:05:14 AM UTC 24 |
10121615164 ps |
T636 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_smoke.122058943 |
|
|
Aug 25 06:04:47 AM UTC 24 |
Aug 25 06:05:15 AM UTC 24 |
620423366 ps |
T637 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/14.i2c_target_stress_all.368145519 |
|
|
Aug 25 06:03:40 AM UTC 24 |
Aug 25 06:05:15 AM UTC 24 |
74920401111 ps |
T295 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_fifo_reset_tx.1181318982 |
|
|
Aug 25 06:05:13 AM UTC 24 |
Aug 25 06:05:16 AM UTC 24 |
585028281 ps |
T638 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_intr_smoke.4104572384 |
|
|
Aug 25 06:05:04 AM UTC 24 |
Aug 25 06:05:19 AM UTC 24 |
2580421245 ps |
T639 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_hrst.3773076897 |
|
|
Aug 25 06:05:16 AM UTC 24 |
Aug 25 06:05:20 AM UTC 24 |
170989455 ps |
T640 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_perf.1769396127 |
|
|
Aug 25 06:05:13 AM UTC 24 |
Aug 25 06:05:20 AM UTC 24 |
607186957 ps |
T641 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_timeout.361072068 |
|
|
Aug 25 06:05:08 AM UTC 24 |
Aug 25 06:05:21 AM UTC 24 |
23919807710 ps |
T642 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_bad_addr.2888427318 |
|
|
Aug 25 06:05:14 AM UTC 24 |
Aug 25 06:05:21 AM UTC 24 |
1108814397 ps |
T643 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_mode_toggle.1216829398 |
|
|
Aug 25 06:05:16 AM UTC 24 |
Aug 25 06:05:22 AM UTC 24 |
184191374 ps |
T644 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_fifo_watermarks_tx.3948753785 |
|
|
Aug 25 06:05:20 AM UTC 24 |
Aug 25 06:05:22 AM UTC 24 |
103835174 ps |
T645 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_fifo_watermarks_acq.3982918977 |
|
|
Aug 25 06:05:17 AM UTC 24 |
Aug 25 06:05:23 AM UTC 24 |
505538063 ps |
T646 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/14.i2c_host_perf.1373203300 |
|
|
Aug 25 06:03:10 AM UTC 24 |
Aug 25 06:05:23 AM UTC 24 |
7174580436 ps |
T647 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_tx_stretch_ctrl.2461383997 |
|
|
Aug 25 06:05:21 AM UTC 24 |
Aug 25 06:05:24 AM UTC 24 |
71182736 ps |
T648 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_smbus_maxlen.38406740 |
|
|
Aug 25 06:05:21 AM UTC 24 |
Aug 25 06:05:25 AM UTC 24 |
1595130326 ps |
T649 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_alert_test.1544416307 |
|
|
Aug 25 06:05:23 AM UTC 24 |
Aug 25 06:05:25 AM UTC 24 |
46955859 ps |
T650 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_override.1477295397 |
|
|
Aug 25 06:05:24 AM UTC 24 |
Aug 25 06:05:26 AM UTC 24 |
39183320 ps |
T651 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_host_fifo_full.1863882293 |
|
|
Aug 25 06:03:53 AM UTC 24 |
Aug 25 06:06:02 AM UTC 24 |
44184873861 ps |
T198 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/5.i2c_host_stress_all.2849755913 |
|
|
Aug 25 05:57:18 AM UTC 24 |
Aug 25 06:05:26 AM UTC 24 |
39496525837 ps |
T652 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_nack_acqfull_addr.3789617563 |
|
|
Aug 25 06:05:22 AM UTC 24 |
Aug 25 06:05:28 AM UTC 24 |
1048855440 ps |
T653 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_nack_acqfull.1906561977 |
|
|
Aug 25 06:05:22 AM UTC 24 |
Aug 25 06:05:28 AM UTC 24 |
583268732 ps |
T654 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_may_nack.3168516351 |
|
|
Aug 25 06:05:16 AM UTC 24 |
Aug 25 06:05:29 AM UTC 24 |
617263896 ps |
T655 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_reset_fmt.3667724715 |
|
|
Aug 25 06:05:26 AM UTC 24 |
Aug 25 06:05:29 AM UTC 24 |
520001358 ps |
T38 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_host_perf.782471404 |
|
|
Aug 25 06:03:55 AM UTC 24 |
Aug 25 06:05:31 AM UTC 24 |
27787662268 ps |
T656 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_perf_precise.2247114501 |
|
|
Aug 25 06:05:30 AM UTC 24 |
Aug 25 06:05:35 AM UTC 24 |
295879018 ps |
T657 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_error_intr.3958776922 |
|
|
Aug 25 06:05:31 AM UTC 24 |
Aug 25 06:05:35 AM UTC 24 |
1390052031 ps |
T658 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/9.i2c_target_stress_wr.3195196712 |
|
|
Aug 25 05:59:48 AM UTC 24 |
Aug 25 06:05:38 AM UTC 24 |
45158174584 ps |
T659 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_reset_rx.3166488924 |
|
|
Aug 25 06:05:27 AM UTC 24 |
Aug 25 06:05:39 AM UTC 24 |
521064074 ps |
T660 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_stretch_timeout.3688131884 |
|
|
Aug 25 06:05:31 AM UTC 24 |
Aug 25 06:05:41 AM UTC 24 |
755065465 ps |
T661 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/9.i2c_host_perf_precise.3739533691 |
|
|
Aug 25 05:59:43 AM UTC 24 |
Aug 25 06:05:44 AM UTC 24 |
23170691529 ps |
T662 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_stretch.1244157278 |
|
|
Aug 25 06:05:40 AM UTC 24 |
Aug 25 06:05:49 AM UTC 24 |
1924438105 ps |
T663 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/13.i2c_host_fifo_full.1583161159 |
|
|
Aug 25 06:02:24 AM UTC 24 |
Aug 25 06:05:52 AM UTC 24 |
47208906560 ps |
T664 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_fmt_empty.3238412563 |
|
|
Aug 25 06:05:27 AM UTC 24 |
Aug 25 06:05:53 AM UTC 24 |
1423436205 ps |
T665 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_intr_smoke.3984061557 |
|
|
Aug 25 06:05:42 AM UTC 24 |
Aug 25 06:05:53 AM UTC 24 |
1241395754 ps |
T666 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_target_stretch.543193046 |
|
|
Aug 25 06:05:00 AM UTC 24 |
Aug 25 06:05:54 AM UTC 24 |
5093980993 ps |
T667 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_fifo_reset_tx.1324800722 |
|
|
Aug 25 06:05:53 AM UTC 24 |
Aug 25 06:05:55 AM UTC 24 |
162159393 ps |
T668 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_fifo_reset_acq.207294987 |
|
|
Aug 25 06:05:53 AM UTC 24 |
Aug 25 06:05:55 AM UTC 24 |
391296336 ps |
T669 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_smoke.2833795012 |
|
|
Aug 25 06:05:24 AM UTC 24 |
Aug 25 06:05:58 AM UTC 24 |
5624108049 ps |
T670 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_perf.54617597 |
|
|
Aug 25 06:05:54 AM UTC 24 |
Aug 25 06:06:02 AM UTC 24 |
658060158 ps |
T671 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_hrst.2608154303 |
|
|
Aug 25 06:05:56 AM UTC 24 |
Aug 25 06:06:02 AM UTC 24 |
971206959 ps |
T672 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_timeout.2547093984 |
|
|
Aug 25 06:05:49 AM UTC 24 |
Aug 25 06:06:04 AM UTC 24 |
6182820154 ps |
T673 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_bad_addr.1002758119 |
|
|
Aug 25 06:05:55 AM UTC 24 |
Aug 25 06:06:05 AM UTC 24 |
1176962805 ps |
T674 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_fifo_watermarks_acq.2804765853 |
|
|
Aug 25 06:05:59 AM UTC 24 |
Aug 25 06:06:05 AM UTC 24 |
2235071318 ps |
T675 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_intr_stress_wr.2223531620 |
|
|
Aug 25 06:05:45 AM UTC 24 |
Aug 25 06:06:05 AM UTC 24 |
7923793710 ps |
T676 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_fifo_watermarks_tx.1731932064 |
|
|
Aug 25 06:06:02 AM UTC 24 |
Aug 25 06:06:05 AM UTC 24 |
141354505 ps |
T677 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_alert_test.2782193719 |
|
|
Aug 25 06:06:06 AM UTC 24 |
Aug 25 06:06:08 AM UTC 24 |
18747972 ps |
T270 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_may_nack.2598057697 |
|
|
Aug 25 06:05:59 AM UTC 24 |
Aug 25 06:06:08 AM UTC 24 |
2948564804 ps |
T678 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_smbus_maxlen.181942334 |
|
|
Aug 25 06:06:03 AM UTC 24 |
Aug 25 06:06:08 AM UTC 24 |
4602638072 ps |
T679 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_smoke.2348498043 |
|
|
Aug 25 06:05:36 AM UTC 24 |
Aug 25 06:06:09 AM UTC 24 |
1420041063 ps |
T149 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_override.665501692 |
|
|
Aug 25 06:06:07 AM UTC 24 |
Aug 25 06:06:09 AM UTC 24 |
29477674 ps |
T680 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_nack_acqfull_addr.502471585 |
|
|
Aug 25 06:07:11 AM UTC 24 |
Aug 25 06:07:16 AM UTC 24 |
416841170 ps |
T681 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_tx_stretch_ctrl.2322985638 |
|
|
Aug 25 06:06:03 AM UTC 24 |
Aug 25 06:06:09 AM UTC 24 |
122850099 ps |
T682 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_stress_rd.3299466075 |
|
|
Aug 25 06:05:39 AM UTC 24 |
Aug 25 06:06:10 AM UTC 24 |
1684986277 ps |
T683 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_nack_acqfull_addr.2767231938 |
|
|
Aug 25 06:06:04 AM UTC 24 |
Aug 25 06:06:10 AM UTC 24 |
1198588576 ps |
T684 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_reset_fmt.135447698 |
|
|
Aug 25 06:07:15 AM UTC 24 |
Aug 25 06:07:17 AM UTC 24 |
171829458 ps |
T685 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_target_nack_acqfull.972868647 |
|
|
Aug 25 06:06:04 AM UTC 24 |
Aug 25 06:06:11 AM UTC 24 |
4072157509 ps |
T686 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_reset_fmt.4016838918 |
|
|
Aug 25 06:06:09 AM UTC 24 |
Aug 25 06:06:12 AM UTC 24 |
111675892 ps |
T199 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/8.i2c_host_stress_all.449932107 |
|
|
Aug 25 05:59:13 AM UTC 24 |
Aug 25 06:06:12 AM UTC 24 |
52680150020 ps |
T687 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_reset_rx.590096148 |
|
|
Aug 25 06:06:10 AM UTC 24 |
Aug 25 06:06:16 AM UTC 24 |
214351140 ps |
T688 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_perf_precise.350501443 |
|
|
Aug 25 06:06:11 AM UTC 24 |
Aug 25 06:06:17 AM UTC 24 |
240024600 ps |
T689 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_overflow.969975854 |
|
|
Aug 25 06:04:36 AM UTC 24 |
Aug 25 06:06:19 AM UTC 24 |
2440933017 ps |
T690 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/6.i2c_target_stress_wr.2558406438 |
|
|
Aug 25 05:58:02 AM UTC 24 |
Aug 25 06:06:20 AM UTC 24 |
56607247318 ps |
T691 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_stress_rd.2906244502 |
|
|
Aug 25 06:06:50 AM UTC 24 |
Aug 25 06:07:21 AM UTC 24 |
1146250452 ps |
T692 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_fmt_empty.3505256706 |
|
|
Aug 25 06:06:10 AM UTC 24 |
Aug 25 06:06:22 AM UTC 24 |
696812868 ps |
T693 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_error_intr.2016826891 |
|
|
Aug 25 06:06:11 AM UTC 24 |
Aug 25 06:06:22 AM UTC 24 |
202620319 ps |
T694 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_smoke.2822531169 |
|
|
Aug 25 06:04:33 AM UTC 24 |
Aug 25 06:06:23 AM UTC 24 |
12969067919 ps |
T695 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_stress_wr.4125966393 |
|
|
Aug 25 06:06:15 AM UTC 24 |
Aug 25 06:06:25 AM UTC 24 |
29239028337 ps |
T696 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/12.i2c_host_perf.1153980819 |
|
|
Aug 25 06:01:38 AM UTC 24 |
Aug 25 06:06:25 AM UTC 24 |
7621220444 ps |
T697 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_fifo_reset_tx.2826964085 |
|
|
Aug 25 06:06:23 AM UTC 24 |
Aug 25 06:06:26 AM UTC 24 |
253239454 ps |
T698 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_fifo_reset_acq.1276106445 |
|
|
Aug 25 06:06:23 AM UTC 24 |
Aug 25 06:06:27 AM UTC 24 |
191323159 ps |
T699 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/12.i2c_host_perf_precise.519653215 |
|
|
Aug 25 06:01:38 AM UTC 24 |
Aug 25 06:06:28 AM UTC 24 |
5785576945 ps |
T700 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_stretch.2291049523 |
|
|
Aug 25 06:06:18 AM UTC 24 |
Aug 25 06:06:30 AM UTC 24 |
854643379 ps |
T701 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_intr_smoke.2280254132 |
|
|
Aug 25 06:06:20 AM UTC 24 |
Aug 25 06:06:33 AM UTC 24 |
2320805657 ps |
T702 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_hrst.936832222 |
|
|
Aug 25 06:06:27 AM UTC 24 |
Aug 25 06:06:33 AM UTC 24 |
1426742619 ps |
T703 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_perf.374449183 |
|
|
Aug 25 06:06:24 AM UTC 24 |
Aug 25 06:06:34 AM UTC 24 |
729467764 ps |
T704 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_fifo_watermarks_tx.1494593238 |
|
|
Aug 25 06:06:31 AM UTC 24 |
Aug 25 06:06:34 AM UTC 24 |
171615961 ps |
T705 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_fifo_watermarks_acq.1262685058 |
|
|
Aug 25 06:06:30 AM UTC 24 |
Aug 25 06:06:36 AM UTC 24 |
2213385109 ps |
T706 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_alert_test.1490943108 |
|
|
Aug 25 06:06:36 AM UTC 24 |
Aug 25 06:06:38 AM UTC 24 |
16181670 ps |
T707 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_nack_txstretch.2520333547 |
|
|
Aug 25 06:06:35 AM UTC 24 |
Aug 25 06:06:38 AM UTC 24 |
607167891 ps |
T708 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_timeout.2243566138 |
|
|
Aug 25 06:06:22 AM UTC 24 |
Aug 25 06:06:39 AM UTC 24 |
1916892011 ps |
T709 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_smbus_maxlen.428711138 |
|
|
Aug 25 06:06:34 AM UTC 24 |
Aug 25 06:06:39 AM UTC 24 |
414294863 ps |
T710 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_nack_acqfull_addr.4242958002 |
|
|
Aug 25 06:06:35 AM UTC 24 |
Aug 25 06:06:40 AM UTC 24 |
1690193243 ps |
T711 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_nack_acqfull.551260993 |
|
|
Aug 25 06:06:34 AM UTC 24 |
Aug 25 06:06:40 AM UTC 24 |
994931611 ps |
T712 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_host_override.3097475332 |
|
|
Aug 25 06:06:39 AM UTC 24 |
Aug 25 06:06:41 AM UTC 24 |
17859668 ps |
T713 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_bad_addr.568713842 |
|
|
Aug 25 06:06:25 AM UTC 24 |
Aug 25 06:06:41 AM UTC 24 |
1760359250 ps |
T714 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_tx_stretch_ctrl.757482818 |
|
|
Aug 25 06:06:33 AM UTC 24 |
Aug 25 06:06:42 AM UTC 24 |
259034806 ps |
T276 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_may_nack.1038655692 |
|
|
Aug 25 06:06:28 AM UTC 24 |
Aug 25 06:06:42 AM UTC 24 |
4971945810 ps |
T715 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_host_fifo_reset_fmt.2272596311 |
|
|
Aug 25 06:06:41 AM UTC 24 |
Aug 25 06:06:43 AM UTC 24 |
187171795 ps |
T716 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_stress_wr.2067900927 |
|
|
Aug 25 06:04:05 AM UTC 24 |
Aug 25 06:06:44 AM UTC 24 |
49204748809 ps |
T39 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_perf.3721295300 |
|
|
Aug 25 06:06:10 AM UTC 24 |
Aug 25 06:06:44 AM UTC 24 |
630576309 ps |
T717 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_host_perf_precise.879526474 |
|
|
Aug 25 06:06:43 AM UTC 24 |
Aug 25 06:06:46 AM UTC 24 |
98995974 ps |
T718 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_host_fifo_reset_rx.3515211498 |
|
|
Aug 25 06:06:42 AM UTC 24 |
Aug 25 06:06:49 AM UTC 24 |
337123996 ps |
T719 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_host_fifo_fmt_empty.1173969540 |
|
|
Aug 25 06:06:42 AM UTC 24 |
Aug 25 06:06:51 AM UTC 24 |
279889602 ps |
T720 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_stretch_timeout.627151314 |
|
|
Aug 25 06:06:11 AM UTC 24 |
Aug 25 06:06:55 AM UTC 24 |
773755867 ps |
T721 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_stretch.1172292359 |
|
|
Aug 25 06:06:51 AM UTC 24 |
Aug 25 06:06:56 AM UTC 24 |
213849079 ps |
T722 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_host_error_intr.3377147246 |
|
|
Aug 25 06:06:44 AM UTC 24 |
Aug 25 06:06:56 AM UTC 24 |
970279561 ps |
T723 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_host_stretch_timeout.3683215805 |
|
|
Aug 25 06:06:43 AM UTC 24 |
Aug 25 06:06:57 AM UTC 24 |
1309498456 ps |
T724 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_smoke.2658044261 |
|
|
Aug 25 06:06:14 AM UTC 24 |
Aug 25 06:06:59 AM UTC 24 |
2386255618 ps |
T725 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_reset_rx.4286774492 |
|
|
Aug 25 06:07:16 AM UTC 24 |
Aug 25 06:07:21 AM UTC 24 |
108715031 ps |
T726 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_smoke.1500015287 |
|
|
Aug 25 06:06:06 AM UTC 24 |
Aug 25 06:07:01 AM UTC 24 |
908622686 ps |
T727 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_overflow.811646200 |
|
|
Aug 25 06:06:09 AM UTC 24 |
Aug 25 06:07:02 AM UTC 24 |
1646680484 ps |
T90 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_smoke.540463042 |
|
|
Aug 25 06:06:45 AM UTC 24 |
Aug 25 06:07:03 AM UTC 24 |
2047405020 ps |
T728 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_fifo_reset_acq.3622225709 |
|
|
Aug 25 06:07:00 AM UTC 24 |
Aug 25 06:07:03 AM UTC 24 |
350947240 ps |
T164 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_fifo_reset_tx.3628014396 |
|
|
Aug 25 06:07:02 AM UTC 24 |
Aug 25 06:07:06 AM UTC 24 |
608674219 ps |
T729 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_full.3588557976 |
|
|
Aug 25 06:05:28 AM UTC 24 |
Aug 25 06:07:08 AM UTC 24 |
11573372203 ps |
T730 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_intr_smoke.212006875 |
|
|
Aug 25 06:06:56 AM UTC 24 |
Aug 25 06:07:08 AM UTC 24 |
2232373158 ps |
T731 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_hrst.728060278 |
|
|
Aug 25 06:07:04 AM UTC 24 |
Aug 25 06:07:08 AM UTC 24 |
204981846 ps |
T732 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_perf.2181884767 |
|
|
Aug 25 06:07:02 AM UTC 24 |
Aug 25 06:07:08 AM UTC 24 |
4719078100 ps |
T733 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_host_smoke.2926596843 |
|
|
Aug 25 06:06:39 AM UTC 24 |
Aug 25 06:07:10 AM UTC 24 |
4255846858 ps |
T734 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_timeout.1907836864 |
|
|
Aug 25 06:06:57 AM UTC 24 |
Aug 25 06:07:10 AM UTC 24 |
2676152475 ps |
T735 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_fifo_watermarks_tx.1836582229 |
|
|
Aug 25 06:07:08 AM UTC 24 |
Aug 25 06:07:12 AM UTC 24 |
139844711 ps |
T736 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_bad_addr.1475722464 |
|
|
Aug 25 06:07:03 AM UTC 24 |
Aug 25 06:07:12 AM UTC 24 |
1812743074 ps |
T737 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_tx_stretch_ctrl.2505432787 |
|
|
Aug 25 06:07:08 AM UTC 24 |
Aug 25 06:07:12 AM UTC 24 |
47150859 ps |
T738 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_fifo_watermarks_acq.1506500024 |
|
|
Aug 25 06:07:07 AM UTC 24 |
Aug 25 06:07:13 AM UTC 24 |
367547227 ps |
T739 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_host_may_nack.3328606189 |
|
|
Aug 25 06:07:06 AM UTC 24 |
Aug 25 06:07:18 AM UTC 24 |
552689894 ps |
T740 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_smbus_maxlen.2029861775 |
|
|
Aug 25 06:07:09 AM UTC 24 |
Aug 25 06:07:15 AM UTC 24 |
1979803859 ps |
T741 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_alert_test.961085256 |
|
|
Aug 25 06:07:13 AM UTC 24 |
Aug 25 06:07:15 AM UTC 24 |
38842233 ps |
T742 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_host_fifo_watermark.1954209799 |
|
|
Aug 25 06:03:51 AM UTC 24 |
Aug 25 06:07:15 AM UTC 24 |
6142945061 ps |
T150 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_override.1172481613 |
|
|
Aug 25 06:07:13 AM UTC 24 |
Aug 25 06:07:15 AM UTC 24 |
44748212 ps |
T743 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_nack_acqfull.3050187297 |
|
|
Aug 25 06:07:10 AM UTC 24 |
Aug 25 06:07:16 AM UTC 24 |
493436676 ps |
T744 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_error_intr.2775059045 |
|
|
Aug 25 06:07:20 AM UTC 24 |
Aug 25 06:07:23 AM UTC 24 |
121149352 ps |
T745 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_perf_precise.3185353065 |
|
|
Aug 25 06:07:17 AM UTC 24 |
Aug 25 06:07:24 AM UTC 24 |
882246643 ps |
T746 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/4.i2c_target_stress_wr.3819232460 |
|
|
Aug 25 05:56:37 AM UTC 24 |
Aug 25 06:07:28 AM UTC 24 |
58534849436 ps |
T747 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_fmt_empty.259579425 |
|
|
Aug 25 06:07:15 AM UTC 24 |
Aug 25 06:07:29 AM UTC 24 |
5216197875 ps |
T748 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_stretch.3135247055 |
|
|
Aug 25 06:07:29 AM UTC 24 |
Aug 25 06:07:32 AM UTC 24 |
606536680 ps |
T749 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_stretch_timeout.1416736567 |
|
|
Aug 25 06:07:18 AM UTC 24 |
Aug 25 06:07:37 AM UTC 24 |
2953732941 ps |
T750 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_intr_smoke.3840073499 |
|
|
Aug 25 06:07:30 AM UTC 24 |
Aug 25 06:07:42 AM UTC 24 |
993930652 ps |
T751 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_target_stress_rd.1842834394 |
|
|
Aug 25 06:06:17 AM UTC 24 |
Aug 25 06:07:45 AM UTC 24 |
1574435817 ps |
T752 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_watermark.3774646511 |
|
|
Aug 25 06:04:36 AM UTC 24 |
Aug 25 06:07:47 AM UTC 24 |
5626449171 ps |
T753 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_smoke.4109771956 |
|
|
Aug 25 06:07:23 AM UTC 24 |
Aug 25 06:07:47 AM UTC 24 |
5315406732 ps |
T754 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_fifo_reset_acq.3926895105 |
|
|
Aug 25 06:07:45 AM UTC 24 |
Aug 25 06:07:48 AM UTC 24 |
148921992 ps |
T755 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_timeout.3666991847 |
|
|
Aug 25 06:07:38 AM UTC 24 |
Aug 25 06:07:50 AM UTC 24 |
2379475012 ps |
T252 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_fifo_reset_tx.3111186234 |
|
|
Aug 25 06:07:47 AM UTC 24 |
Aug 25 06:07:50 AM UTC 24 |
288500059 ps |
T756 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_bad_addr.2555291674 |
|
|
Aug 25 06:07:49 AM UTC 24 |
Aug 25 06:07:55 AM UTC 24 |
3317791115 ps |
T757 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_intr_stress_wr.3728892261 |
|
|
Aug 25 06:06:57 AM UTC 24 |
Aug 25 06:07:56 AM UTC 24 |
13858426369 ps |
T758 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_perf.3459055923 |
|
|
Aug 25 06:07:47 AM UTC 24 |
Aug 25 06:07:57 AM UTC 24 |
3294893325 ps |
T759 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_stress_wr.2804169328 |
|
|
Aug 25 06:07:25 AM UTC 24 |
Aug 25 06:07:59 AM UTC 24 |
13868562529 ps |
T760 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_fifo_watermarks_tx.1977194230 |
|
|
Aug 25 06:07:57 AM UTC 24 |
Aug 25 06:08:00 AM UTC 24 |
265496385 ps |
T761 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_fifo_watermarks_acq.4249855581 |
|
|
Aug 25 06:07:57 AM UTC 24 |
Aug 25 06:08:01 AM UTC 24 |
2389517668 ps |
T762 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_smbus_maxlen.4254882579 |
|
|
Aug 25 06:08:00 AM UTC 24 |
Aug 25 06:08:06 AM UTC 24 |
484518725 ps |
T763 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_nack_acqfull.363061186 |
|
|
Aug 25 06:08:00 AM UTC 24 |
Aug 25 06:08:06 AM UTC 24 |
1069872974 ps |
T280 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_may_nack.1132157916 |
|
|
Aug 25 06:07:56 AM UTC 24 |
Aug 25 06:08:06 AM UTC 24 |
932922701 ps |
T764 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_smoke.4199904522 |
|
|
Aug 25 06:08:57 AM UTC 24 |
Aug 25 06:09:17 AM UTC 24 |
2358275039 ps |
T765 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_nack_acqfull_addr.657473045 |
|
|
Aug 25 06:08:02 AM UTC 24 |
Aug 25 06:08:08 AM UTC 24 |
529984276 ps |
T766 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_alert_test.826386476 |
|
|
Aug 25 06:08:06 AM UTC 24 |
Aug 25 06:08:08 AM UTC 24 |
22084406 ps |
T767 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_stress_wr.1629845019 |
|
|
Aug 25 06:06:46 AM UTC 24 |
Aug 25 06:08:09 AM UTC 24 |
36408443561 ps |
T768 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_perf.4024491620 |
|
|
Aug 25 06:09:10 AM UTC 24 |
Aug 25 06:09:20 AM UTC 24 |
3211839165 ps |
T769 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_nack_txstretch.1115074273 |
|
|
Aug 25 06:08:06 AM UTC 24 |
Aug 25 06:08:10 AM UTC 24 |
143228486 ps |
T40 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/7.i2c_host_perf.3727170754 |
|
|
Aug 25 05:58:36 AM UTC 24 |
Aug 25 06:08:10 AM UTC 24 |
12258466824 ps |
T770 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/13.i2c_target_intr_stress_wr.4290779029 |
|
|
Aug 25 06:02:38 AM UTC 24 |
Aug 25 06:08:10 AM UTC 24 |
17649446551 ps |
T771 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_host_override.577481993 |
|
|
Aug 25 06:08:09 AM UTC 24 |
Aug 25 06:08:11 AM UTC 24 |
25406698 ps |
T200 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/13.i2c_host_stress_all.2131533494 |
|
|
Aug 25 06:02:31 AM UTC 24 |
Aug 25 06:08:11 AM UTC 24 |
20515122855 ps |
T772 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_host_fifo_reset_fmt.2157010377 |
|
|
Aug 25 06:08:10 AM UTC 24 |
Aug 25 06:08:12 AM UTC 24 |
184126902 ps |
T773 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/13.i2c_target_stress_wr.3184829951 |
|
|
Aug 25 06:02:33 AM UTC 24 |
Aug 25 06:08:14 AM UTC 24 |
46539791969 ps |
T774 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_host_perf_precise.2819378912 |
|
|
Aug 25 06:08:12 AM UTC 24 |
Aug 25 06:08:18 AM UTC 24 |
189087968 ps |
T775 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_host_error_intr.1073996749 |
|
|
Aug 25 06:08:13 AM UTC 24 |
Aug 25 06:08:19 AM UTC 24 |
93473730 ps |
T776 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/9.i2c_target_stress_all.19428665 |
|
|
Aug 25 06:00:00 AM UTC 24 |
Aug 25 06:08:19 AM UTC 24 |
24118967828 ps |
T315 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_tx_stretch_ctrl.1035299087 |
|
|
Aug 25 06:07:59 AM UTC 24 |
Aug 25 06:08:20 AM UTC 24 |
1013950659 ps |
T777 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_full.1068788379 |
|
|
Aug 25 06:06:10 AM UTC 24 |
Aug 25 06:08:21 AM UTC 24 |
27576183236 ps |
T778 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_host_fifo_fmt_empty.1200487064 |
|
|
Aug 25 06:08:11 AM UTC 24 |
Aug 25 06:08:25 AM UTC 24 |
207149180 ps |
T779 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_host_stretch_timeout.59256606 |
|
|
Aug 25 06:08:12 AM UTC 24 |
Aug 25 06:08:26 AM UTC 24 |
1935658832 ps |
T780 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_host_fifo_reset_rx.2729736990 |
|
|
Aug 25 06:08:11 AM UTC 24 |
Aug 25 06:08:27 AM UTC 24 |
206262200 ps |
T781 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_timeout.637135120 |
|
|
Aug 25 06:09:05 AM UTC 24 |
Aug 25 06:09:19 AM UTC 24 |
1547042871 ps |
T782 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_watermark.1480562564 |
|
|
Aug 25 06:05:25 AM UTC 24 |
Aug 25 06:08:30 AM UTC 24 |
2654337824 ps |
T783 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_intr_smoke.638352992 |
|
|
Aug 25 06:08:22 AM UTC 24 |
Aug 25 06:08:31 AM UTC 24 |
941947530 ps |
T784 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_intr_stress_wr.3077574275 |
|
|
Aug 25 06:08:26 AM UTC 24 |
Aug 25 06:08:34 AM UTC 24 |
5005697671 ps |
T785 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_stress_wr.480720514 |
|
|
Aug 25 06:08:20 AM UTC 24 |
Aug 25 06:08:34 AM UTC 24 |
12045279669 ps |
T786 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/19.i2c_target_stress_all.156668782 |
|
|
Aug 25 06:07:02 AM UTC 24 |
Aug 25 06:08:34 AM UTC 24 |
41765954396 ps |
T787 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_fifo_reset_tx.3084261228 |
|
|
Aug 25 06:08:31 AM UTC 24 |
Aug 25 06:08:35 AM UTC 24 |
223809880 ps |
T788 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_full.3462753922 |
|
|
Aug 25 06:04:37 AM UTC 24 |
Aug 25 06:08:35 AM UTC 24 |
3469976230 ps |
T789 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_fifo_reset_acq.3361799739 |
|
|
Aug 25 06:08:31 AM UTC 24 |
Aug 25 06:08:35 AM UTC 24 |
852261502 ps |
T790 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_smoke.3562152911 |
|
|
Aug 25 06:08:19 AM UTC 24 |
Aug 25 06:08:37 AM UTC 24 |
3148133308 ps |
T791 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_hrst.3306084068 |
|
|
Aug 25 06:08:34 AM UTC 24 |
Aug 25 06:08:38 AM UTC 24 |
720760969 ps |
T792 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_fifo_watermarks_tx.3746333453 |
|
|
Aug 25 06:08:37 AM UTC 24 |
Aug 25 06:08:40 AM UTC 24 |
299492190 ps |
T793 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/14.i2c_host_fifo_watermark.4184176128 |
|
|
Aug 25 06:03:06 AM UTC 24 |
Aug 25 06:08:40 AM UTC 24 |
4558998057 ps |
T794 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_bad_addr.4201050679 |
|
|
Aug 25 06:08:34 AM UTC 24 |
Aug 25 06:08:41 AM UTC 24 |
2639462215 ps |
T795 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_perf.3641859236 |
|
|
Aug 25 06:08:32 AM UTC 24 |
Aug 25 06:08:42 AM UTC 24 |
1630450467 ps |
T796 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_timeout.1197508463 |
|
|
Aug 25 06:08:27 AM UTC 24 |
Aug 25 06:08:42 AM UTC 24 |
6051476686 ps |
T797 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_fifo_watermarks_acq.2608065738 |
|
|
Aug 25 06:08:36 AM UTC 24 |
Aug 25 06:08:42 AM UTC 24 |
502273378 ps |
T798 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_smbus_maxlen.3236049255 |
|
|
Aug 25 06:08:39 AM UTC 24 |
Aug 25 06:08:44 AM UTC 24 |
503462473 ps |
T799 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_alert_test.3322969750 |
|
|
Aug 25 06:08:42 AM UTC 24 |
Aug 25 06:08:44 AM UTC 24 |
73088463 ps |
T800 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_nack_txstretch.3376346606 |
|
|
Aug 25 06:08:42 AM UTC 24 |
Aug 25 06:08:45 AM UTC 24 |
330179737 ps |
T151 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_host_override.2073705362 |
|
|
Aug 25 06:08:43 AM UTC 24 |
Aug 25 06:08:46 AM UTC 24 |
28579197 ps |
T801 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_nack_acqfull.1391390616 |
|
|
Aug 25 06:08:41 AM UTC 24 |
Aug 25 06:08:46 AM UTC 24 |
7640809818 ps |
T802 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_nack_acqfull_addr.1678014932 |
|
|
Aug 25 06:08:41 AM UTC 24 |
Aug 25 06:08:47 AM UTC 24 |
637338793 ps |
T803 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_host_fifo_reset_fmt.2996830203 |
|
|
Aug 25 06:08:44 AM UTC 24 |
Aug 25 06:08:48 AM UTC 24 |
419601823 ps |
T804 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_target_stress_all.4211096950 |
|
|
Aug 25 06:04:21 AM UTC 24 |
Aug 25 06:08:54 AM UTC 24 |
37353131976 ps |
T805 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_tx_stretch_ctrl.2951866496 |
|
|
Aug 25 06:08:38 AM UTC 24 |
Aug 25 06:08:55 AM UTC 24 |
995663958 ps |
T806 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_host_may_nack.1045761564 |
|
|
Aug 25 06:08:35 AM UTC 24 |
Aug 25 06:08:56 AM UTC 24 |
5238207239 ps |
T807 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_host_fifo_reset_rx.1015690145 |
|
|
Aug 25 06:08:47 AM UTC 24 |
Aug 25 06:08:57 AM UTC 24 |
198570518 ps |
T808 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_host_fifo_fmt_empty.2790021876 |
|
|
Aug 25 06:08:47 AM UTC 24 |
Aug 25 06:08:59 AM UTC 24 |
998412181 ps |
T809 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_overflow.1148479238 |
|
|
Aug 25 06:07:15 AM UTC 24 |
Aug 25 06:08:59 AM UTC 24 |
8722664088 ps |
T810 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_overflow.704819817 |
|
|
Aug 25 06:05:25 AM UTC 24 |
Aug 25 06:09:00 AM UTC 24 |
11861240335 ps |
T811 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_target_stress_rd.117229502 |
|
|
Aug 25 06:07:25 AM UTC 24 |
Aug 25 06:09:03 AM UTC 24 |
3322144331 ps |
T812 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_host_error_intr.4064225016 |
|
|
Aug 25 06:08:56 AM UTC 24 |
Aug 25 06:09:04 AM UTC 24 |
762475067 ps |
T121 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/15.i2c_host_stress_all.3096738218 |
|
|
Aug 25 06:04:01 AM UTC 24 |
Aug 25 06:09:05 AM UTC 24 |
26069263762 ps |
T813 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_fifo_reset_acq.3677225783 |
|
|
Aug 25 06:09:06 AM UTC 24 |
Aug 25 06:09:08 AM UTC 24 |
152298552 ps |
T814 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_intr_smoke.2057806109 |
|
|
Aug 25 06:09:00 AM UTC 24 |
Aug 25 06:09:12 AM UTC 24 |
1020223123 ps |
T815 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_fifo_reset_tx.392545326 |
|
|
Aug 25 06:09:09 AM UTC 24 |
Aug 25 06:09:12 AM UTC 24 |
772638133 ps |
T816 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_stress_wr.2857304550 |
|
|
Aug 25 06:08:58 AM UTC 24 |
Aug 25 06:09:16 AM UTC 24 |
27223387220 ps |
T817 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_smoke.852925275 |
|
|
Aug 25 06:07:13 AM UTC 24 |
Aug 25 06:09:20 AM UTC 24 |
5500018226 ps |
T818 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_intr_stress_wr.3615990875 |
|
|
Aug 25 06:09:05 AM UTC 24 |
Aug 25 06:09:23 AM UTC 24 |
3242975108 ps |
T819 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_bad_addr.1608577958 |
|
|
Aug 25 06:09:13 AM UTC 24 |
Aug 25 06:09:23 AM UTC 24 |
3501794647 ps |
T820 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_watermark.3960591351 |
|
|
Aug 25 06:06:09 AM UTC 24 |
Aug 25 06:09:24 AM UTC 24 |
5621702319 ps |
T821 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_fifo_watermarks_tx.2063252233 |
|
|
Aug 25 06:09:21 AM UTC 24 |
Aug 25 06:09:24 AM UTC 24 |
101971836 ps |
T822 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_stretch.3106440722 |
|
|
Aug 25 06:09:00 AM UTC 24 |
Aug 25 06:09:24 AM UTC 24 |
2260208842 ps |
T823 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_fifo_watermarks_acq.2260456391 |
|
|
Aug 25 06:09:21 AM UTC 24 |
Aug 25 06:09:26 AM UTC 24 |
1630163821 ps |
T824 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_alert_test.2584429038 |
|
|
Aug 25 06:09:25 AM UTC 24 |
Aug 25 06:09:27 AM UTC 24 |
51155654 ps |
T825 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_stress_rd.923632726 |
|
|
Aug 25 06:08:59 AM UTC 24 |
Aug 25 06:09:27 AM UTC 24 |
1988502679 ps |
T826 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_nack_txstretch.2515674770 |
|
|
Aug 25 06:09:25 AM UTC 24 |
Aug 25 06:09:28 AM UTC 24 |
507281783 ps |
T827 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_smbus_maxlen.2407915927 |
|
|
Aug 25 06:09:24 AM UTC 24 |
Aug 25 06:09:29 AM UTC 24 |
489861571 ps |
T828 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_nack_acqfull_addr.378894424 |
|
|
Aug 25 06:09:25 AM UTC 24 |
Aug 25 06:09:30 AM UTC 24 |
883038139 ps |
T829 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/23.i2c_host_override.4213955577 |
|
|
Aug 25 06:09:28 AM UTC 24 |
Aug 25 06:09:30 AM UTC 24 |
74289809 ps |
T830 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_nack_acqfull.2977508529 |
|
|
Aug 25 06:09:25 AM UTC 24 |
Aug 25 06:09:30 AM UTC 24 |
542681188 ps |
T831 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/23.i2c_host_fifo_reset_fmt.2628673447 |
|
|
Aug 25 06:09:30 AM UTC 24 |
Aug 25 06:09:33 AM UTC 24 |
126377983 ps |
T832 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_host_stretch_timeout.736168964 |
|
|
Aug 25 06:08:55 AM UTC 24 |
Aug 25 06:09:36 AM UTC 24 |
596700399 ps |
T833 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_full.662035102 |
|
|
Aug 25 06:07:16 AM UTC 24 |
Aug 25 06:09:37 AM UTC 24 |
33189785971 ps |
T122 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_watermark.3182147271 |
|
|
Aug 25 06:07:14 AM UTC 24 |
Aug 25 06:09:39 AM UTC 24 |
4903244598 ps |
T834 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/23.i2c_host_perf_precise.226656693 |
|
|
Aug 25 06:09:37 AM UTC 24 |
Aug 25 06:09:39 AM UTC 24 |
101019390 ps |
T835 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_host_may_nack.921034967 |
|
|
Aug 25 06:09:19 AM UTC 24 |
Aug 25 06:09:42 AM UTC 24 |
4141986972 ps |
T836 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/22.i2c_target_tx_stretch_ctrl.4202853503 |
|
|
Aug 25 06:09:22 AM UTC 24 |
Aug 25 06:09:43 AM UTC 24 |
1140286518 ps |
T837 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_stress_rd.1052849041 |
|
|
Aug 25 06:08:21 AM UTC 24 |
Aug 25 06:09:43 AM UTC 24 |
2882398574 ps |
T838 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/23.i2c_host_error_intr.2731993205 |
|
|
Aug 25 06:09:40 AM UTC 24 |
Aug 25 06:09:44 AM UTC 24 |
185613730 ps |
T839 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/23.i2c_host_fifo_reset_rx.2980578906 |
|
|
Aug 25 06:09:31 AM UTC 24 |
Aug 25 06:09:44 AM UTC 24 |
471692402 ps |
T840 |
/workspaces/repo/scratch/os_regression_2024_08_24/i2c-sim-vcs/coverage/default/21.i2c_target_stretch.1029973916 |
|
|
Aug 25 06:08:21 AM UTC 24 |
Aug 25 06:09:48 AM UTC 24 |
3523152806 ps |