Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
91.42 97.37 89.65 97.22 72.62 94.47 98.44 90.21


Total test records in report: 1862
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html

T617 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_fifo_watermarks_tx.3891351148 Aug 27 07:09:36 AM UTC 24 Aug 27 07:09:39 AM UTC 24 267368541 ps
T618 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_perf.1598799075 Aug 27 07:09:30 AM UTC 24 Aug 27 07:09:39 AM UTC 24 640296814 ps
T619 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_host_may_nack.2843327435 Aug 27 07:09:35 AM UTC 24 Aug 27 07:09:40 AM UTC 24 354909839 ps
T620 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_tx_stretch_ctrl.303155896 Aug 27 07:09:38 AM UTC 24 Aug 27 07:09:41 AM UTC 24 49277431 ps
T621 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_stretch.1793164962 Aug 27 07:09:21 AM UTC 24 Aug 27 07:09:41 AM UTC 24 1708833266 ps
T622 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_alert_test.1051574464 Aug 27 07:09:39 AM UTC 24 Aug 27 07:09:41 AM UTC 24 17612795 ps
T623 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/13.i2c_host_smoke.949772369 Aug 27 07:08:12 AM UTC 24 Aug 27 07:09:41 AM UTC 24 2458330061 ps
T624 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_override.2464488274 Aug 27 07:09:40 AM UTC 24 Aug 27 07:09:42 AM UTC 24 115501436 ps
T625 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_nack_txstretch.1105303695 Aug 27 07:09:39 AM UTC 24 Aug 27 07:09:43 AM UTC 24 134011420 ps
T626 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_nack_acqfull.1953538239 Aug 27 07:09:38 AM UTC 24 Aug 27 07:09:43 AM UTC 24 766776899 ps
T627 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_smbus_maxlen.41931882 Aug 27 07:09:38 AM UTC 24 Aug 27 07:09:43 AM UTC 24 500435438 ps
T628 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_host_stretch_timeout.3569141234 Aug 27 07:09:14 AM UTC 24 Aug 27 07:09:44 AM UTC 24 670080777 ps
T629 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_reset_fmt.3458301120 Aug 27 07:09:42 AM UTC 24 Aug 27 07:09:44 AM UTC 24 243479436 ps
T630 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_bad_addr.3651466307 Aug 27 07:09:32 AM UTC 24 Aug 27 07:09:44 AM UTC 24 7222818449 ps
T631 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_nack_acqfull_addr.1347072866 Aug 27 07:09:39 AM UTC 24 Aug 27 07:09:44 AM UTC 24 1699929290 ps
T632 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_perf_precise.3829768417 Aug 27 07:09:44 AM UTC 24 Aug 27 07:09:47 AM UTC 24 147075702 ps
T633 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_error_intr.3047542290 Aug 27 07:09:44 AM UTC 24 Aug 27 07:09:48 AM UTC 24 109523235 ps
T634 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_perf.3892047885 Aug 27 07:09:44 AM UTC 24 Aug 27 07:09:49 AM UTC 24 277535233 ps
T635 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_reset_rx.1450126652 Aug 27 07:09:43 AM UTC 24 Aug 27 07:09:50 AM UTC 24 103852290 ps
T636 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_fmt_empty.576524278 Aug 27 07:09:43 AM UTC 24 Aug 27 07:09:53 AM UTC 24 1703969046 ps
T637 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/6.i2c_host_fifo_watermark.3731771920 Aug 27 07:05:10 AM UTC 24 Aug 27 07:09:55 AM UTC 24 5969094280 ps
T638 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_intr_smoke.2277469062 Aug 27 07:09:50 AM UTC 24 Aug 27 07:09:57 AM UTC 24 1186824118 ps
T639 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/13.i2c_host_fifo_full.2143765747 Aug 27 07:08:16 AM UTC 24 Aug 27 07:09:58 AM UTC 24 3583364615 ps
T640 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/6.i2c_target_stress_all.3958894166 Aug 27 07:05:19 AM UTC 24 Aug 27 07:09:59 AM UTC 24 30351058797 ps
T641 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_stretch.2538978581 Aug 27 07:09:49 AM UTC 24 Aug 27 07:10:00 AM UTC 24 2011983605 ps
T642 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_fifo_reset_acq.2456080749 Aug 27 07:09:58 AM UTC 24 Aug 27 07:10:01 AM UTC 24 405503187 ps
T643 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_intr_stress_wr.1996629311 Aug 27 07:09:22 AM UTC 24 Aug 27 07:10:03 AM UTC 24 6113317802 ps
T644 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_fifo_reset_tx.3012166810 Aug 27 07:09:59 AM UTC 24 Aug 27 07:10:03 AM UTC 24 298161792 ps
T645 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/11.i2c_host_fifo_overflow.2271734210 Aug 27 07:07:20 AM UTC 24 Aug 27 07:10:06 AM UTC 24 9579625299 ps
T646 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_timeout.2840901704 Aug 27 07:09:54 AM UTC 24 Aug 27 07:10:06 AM UTC 24 4909836129 ps
T647 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_smoke.533570206 Aug 27 07:09:45 AM UTC 24 Aug 27 07:10:08 AM UTC 24 1256192622 ps
T648 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_bad_addr.551981415 Aug 27 07:10:01 AM UTC 24 Aug 27 07:10:09 AM UTC 24 1030255961 ps
T649 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/12.i2c_host_fifo_overflow.657977477 Aug 27 07:07:49 AM UTC 24 Aug 27 07:10:09 AM UTC 24 15737349505 ps
T650 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_perf.1498215292 Aug 27 07:10:00 AM UTC 24 Aug 27 07:10:09 AM UTC 24 719983471 ps
T651 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_fifo_watermarks_tx.83906721 Aug 27 07:10:07 AM UTC 24 Aug 27 07:10:10 AM UTC 24 64270088 ps
T652 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_fifo_watermarks_acq.4176898425 Aug 27 07:10:06 AM UTC 24 Aug 27 07:10:10 AM UTC 24 355450798 ps
T653 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/13.i2c_host_fifo_watermark.1835921459 Aug 27 07:08:14 AM UTC 24 Aug 27 07:10:11 AM UTC 24 9328294343 ps
T654 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_may_nack.2663797358 Aug 27 07:10:05 AM UTC 24 Aug 27 07:10:12 AM UTC 24 705900007 ps
T655 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_tx_stretch_ctrl.1321236881 Aug 27 07:10:07 AM UTC 24 Aug 27 07:10:12 AM UTC 24 102628028 ps
T656 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_alert_test.3006528572 Aug 27 07:10:10 AM UTC 24 Aug 27 07:10:12 AM UTC 24 23491461 ps
T657 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_override.1111849665 Aug 27 07:10:11 AM UTC 24 Aug 27 07:10:13 AM UTC 24 44255669 ps
T658 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_smbus_maxlen.2890069663 Aug 27 07:10:09 AM UTC 24 Aug 27 07:10:14 AM UTC 24 6246909289 ps
T659 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_nack_txstretch.1165631971 Aug 27 07:10:10 AM UTC 24 Aug 27 07:10:14 AM UTC 24 246624908 ps
T660 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_reset_fmt.2616631157 Aug 27 07:10:13 AM UTC 24 Aug 27 07:10:15 AM UTC 24 668632797 ps
T661 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_stress_rd.2237934885 Aug 27 07:09:20 AM UTC 24 Aug 27 07:10:15 AM UTC 24 1940600359 ps
T662 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_nack_acqfull_addr.3165213914 Aug 27 07:10:10 AM UTC 24 Aug 27 07:10:15 AM UTC 24 522184178 ps
T663 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_nack_acqfull.2372039986 Aug 27 07:10:09 AM UTC 24 Aug 27 07:10:16 AM UTC 24 575011913 ps
T664 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_stretch_timeout.3776155387 Aug 27 07:09:44 AM UTC 24 Aug 27 07:10:16 AM UTC 24 530354316 ps
T665 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/14.i2c_host_fifo_watermark.1559788281 Aug 27 07:08:38 AM UTC 24 Aug 27 07:10:16 AM UTC 24 10422289938 ps
T666 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_fmt_empty.1859331267 Aug 27 07:10:14 AM UTC 24 Aug 27 07:10:19 AM UTC 24 404400841 ps
T667 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_host_fifo_overflow.1453033735 Aug 27 07:09:11 AM UTC 24 Aug 27 07:10:21 AM UTC 24 2296215064 ps
T668 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_reset_rx.237815602 Aug 27 07:10:14 AM UTC 24 Aug 27 07:10:22 AM UTC 24 212716046 ps
T669 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_error_intr.3052577748 Aug 27 07:10:16 AM UTC 24 Aug 27 07:10:24 AM UTC 24 323068093 ps
T38 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_perf_precise.270127198 Aug 27 07:10:16 AM UTC 24 Aug 27 07:10:24 AM UTC 24 6246900820 ps
T670 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_stress_rd.1959788864 Aug 27 07:10:17 AM UTC 24 Aug 27 07:10:29 AM UTC 24 1471037872 ps
T671 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_fifo_reset_acq.1823995821 Aug 27 07:10:25 AM UTC 24 Aug 27 07:10:29 AM UTC 24 860347808 ps
T672 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_intr_smoke.1671116094 Aug 27 07:10:22 AM UTC 24 Aug 27 07:10:30 AM UTC 24 4450953183 ps
T673 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/8.i2c_host_fifo_watermark.97701393 Aug 27 07:05:50 AM UTC 24 Aug 27 07:10:32 AM UTC 24 9780771284 ps
T674 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_fifo_reset_tx.1687844408 Aug 27 07:10:29 AM UTC 24 Aug 27 07:10:34 AM UTC 24 307903944 ps
T675 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_hrst.1264549537 Aug 27 07:10:31 AM UTC 24 Aug 27 07:10:35 AM UTC 24 795258447 ps
T284 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_smoke.1252362922 Aug 27 07:10:17 AM UTC 24 Aug 27 07:10:36 AM UTC 24 1681616027 ps
T676 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_target_stress_rd.3983228767 Aug 27 07:09:48 AM UTC 24 Aug 27 07:10:36 AM UTC 24 1852151739 ps
T279 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_mode_toggle.2749084425 Aug 27 07:10:32 AM UTC 24 Aug 27 07:10:37 AM UTC 24 429927322 ps
T677 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_perf.2268201932 Aug 27 07:10:29 AM UTC 24 Aug 27 07:10:38 AM UTC 24 557587777 ps
T678 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/1.i2c_host_perf.642672852 Aug 27 07:04:02 AM UTC 24 Aug 27 07:10:39 AM UTC 24 26924099092 ps
T679 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_timeout.1240475223 Aug 27 07:10:24 AM UTC 24 Aug 27 07:10:39 AM UTC 24 1428533887 ps
T680 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_fifo_watermarks_tx.185702027 Aug 27 07:10:37 AM UTC 24 Aug 27 07:10:40 AM UTC 24 188982222 ps
T681 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_host_fifo_full.1013912422 Aug 27 07:09:13 AM UTC 24 Aug 27 07:10:41 AM UTC 24 18593468178 ps
T682 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_bad_addr.1912367672 Aug 27 07:10:31 AM UTC 24 Aug 27 07:10:41 AM UTC 24 3573601966 ps
T683 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_fifo_watermarks_acq.396810131 Aug 27 07:10:36 AM UTC 24 Aug 27 07:10:42 AM UTC 24 467751764 ps
T684 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_smbus_maxlen.1836941645 Aug 27 07:10:38 AM UTC 24 Aug 27 07:10:43 AM UTC 24 921051096 ps
T685 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_alert_test.2742327693 Aug 27 07:10:41 AM UTC 24 Aug 27 07:10:43 AM UTC 24 25812561 ps
T686 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_nack_txstretch.2053888787 Aug 27 07:10:40 AM UTC 24 Aug 27 07:10:43 AM UTC 24 220816842 ps
T687 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_nack_acqfull_addr.2352963666 Aug 27 07:10:39 AM UTC 24 Aug 27 07:10:44 AM UTC 24 1617038361 ps
T688 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_override.2663566821 Aug 27 07:10:42 AM UTC 24 Aug 27 07:10:44 AM UTC 24 17778282 ps
T689 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_tx_stretch_ctrl.713135637 Aug 27 07:10:37 AM UTC 24 Aug 27 07:10:45 AM UTC 24 330243154 ps
T690 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_nack_acqfull.748633970 Aug 27 07:10:39 AM UTC 24 Aug 27 07:10:45 AM UTC 24 2309172617 ps
T691 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_host_smoke.1541668010 Aug 27 07:09:08 AM UTC 24 Aug 27 07:10:46 AM UTC 24 2391280226 ps
T692 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_reset_fmt.3460624992 Aug 27 07:10:44 AM UTC 24 Aug 27 07:10:46 AM UTC 24 100872585 ps
T693 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/12.i2c_host_fifo_full.2841092185 Aug 27 07:07:50 AM UTC 24 Aug 27 07:10:49 AM UTC 24 8427165268 ps
T694 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_perf_precise.502714822 Aug 27 07:10:46 AM UTC 24 Aug 27 07:10:50 AM UTC 24 113168544 ps
T695 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_stretch.1545201990 Aug 27 07:10:21 AM UTC 24 Aug 27 07:10:51 AM UTC 24 2632365542 ps
T696 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_error_intr.1751583958 Aug 27 07:10:47 AM UTC 24 Aug 27 07:10:51 AM UTC 24 530289809 ps
T697 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_fmt_empty.2686212720 Aug 27 07:10:44 AM UTC 24 Aug 27 07:10:52 AM UTC 24 627267363 ps
T698 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_stretch_timeout.4165810664 Aug 27 07:10:16 AM UTC 24 Aug 27 07:10:55 AM UTC 24 1385429882 ps
T699 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_reset_rx.3000973805 Aug 27 07:10:45 AM UTC 24 Aug 27 07:10:56 AM UTC 24 604346991 ps
T700 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_may_nack.3976033522 Aug 27 07:10:35 AM UTC 24 Aug 27 07:10:57 AM UTC 24 1647001922 ps
T701 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_stretch.669231612 Aug 27 07:10:53 AM UTC 24 Aug 27 07:10:57 AM UTC 24 4885796249 ps
T702 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_host_perf.61947371 Aug 27 07:09:13 AM UTC 24 Aug 27 07:10:59 AM UTC 24 7410467523 ps
T703 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/6.i2c_target_intr_stress_wr.3949460909 Aug 27 07:05:16 AM UTC 24 Aug 27 07:11:00 AM UTC 24 20145446198 ps
T704 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_full.1568292532 Aug 27 07:09:43 AM UTC 24 Aug 27 07:11:01 AM UTC 24 2717219490 ps
T705 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/1.i2c_target_stress_all.422234932 Aug 27 07:04:06 AM UTC 24 Aug 27 07:11:45 AM UTC 24 29957435708 ps
T706 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_fifo_reset_acq.1122654199 Aug 27 07:11:00 AM UTC 24 Aug 27 07:11:03 AM UTC 24 178926837 ps
T707 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_smoke.1366669252 Aug 27 07:10:41 AM UTC 24 Aug 27 07:11:03 AM UTC 24 4308663064 ps
T708 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_intr_smoke.2114994101 Aug 27 07:10:55 AM UTC 24 Aug 27 07:11:04 AM UTC 24 747377650 ps
T709 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_perf.4259095881 Aug 27 07:10:46 AM UTC 24 Aug 27 07:11:05 AM UTC 24 8020497784 ps
T710 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_fifo_reset_tx.2429460360 Aug 27 07:11:02 AM UTC 24 Aug 27 07:11:05 AM UTC 24 188255906 ps
T711 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/9.i2c_host_fifo_watermark.1305324352 Aug 27 07:06:16 AM UTC 24 Aug 27 07:11:07 AM UTC 24 4990114101 ps
T712 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_hrst.373563733 Aug 27 07:11:04 AM UTC 24 Aug 27 07:11:08 AM UTC 24 341515116 ps
T713 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_timeout.3289384309 Aug 27 07:10:58 AM UTC 24 Aug 27 07:11:09 AM UTC 24 2431052450 ps
T280 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_mode_toggle.3975899933 Aug 27 07:11:06 AM UTC 24 Aug 27 07:11:10 AM UTC 24 77406196 ps
T714 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_perf.439586161 Aug 27 07:11:02 AM UTC 24 Aug 27 07:11:10 AM UTC 24 796631870 ps
T715 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_fifo_watermarks_acq.1522369223 Aug 27 07:11:06 AM UTC 24 Aug 27 07:11:11 AM UTC 24 813989346 ps
T716 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_fifo_watermarks_tx.2421450187 Aug 27 07:11:08 AM UTC 24 Aug 27 07:11:12 AM UTC 24 320991866 ps
T717 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_bad_addr.3013024865 Aug 27 07:11:04 AM UTC 24 Aug 27 07:11:13 AM UTC 24 880058082 ps
T264 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_may_nack.1801604777 Aug 27 07:11:06 AM UTC 24 Aug 27 07:11:13 AM UTC 24 423454384 ps
T718 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_tx_stretch_ctrl.27693850 Aug 27 07:11:08 AM UTC 24 Aug 27 07:11:13 AM UTC 24 165245464 ps
T719 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_alert_test.3241530692 Aug 27 07:11:13 AM UTC 24 Aug 27 07:11:15 AM UTC 24 17073379 ps
T720 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_smoke.3248708672 Aug 27 07:09:39 AM UTC 24 Aug 27 07:11:16 AM UTC 24 8676980115 ps
T721 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_bad_addr.2250031012 Aug 27 07:11:38 AM UTC 24 Aug 27 07:11:44 AM UTC 24 10716833159 ps
T722 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_smbus_maxlen.3502225895 Aug 27 07:11:11 AM UTC 24 Aug 27 07:11:16 AM UTC 24 5688737892 ps
T288 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_nack_acqfull.1575776880 Aug 27 07:11:11 AM UTC 24 Aug 27 07:11:17 AM UTC 24 1909220957 ps
T723 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_override.2239025659 Aug 27 07:11:15 AM UTC 24 Aug 27 07:11:17 AM UTC 24 79880980 ps
T724 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_smoke.218322234 Aug 27 07:10:11 AM UTC 24 Aug 27 07:11:17 AM UTC 24 1365814747 ps
T725 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_nack_acqfull_addr.1287740959 Aug 27 07:11:13 AM UTC 24 Aug 27 07:11:19 AM UTC 24 488189741 ps
T726 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_fifo_watermarks_tx.3572401537 Aug 27 07:11:41 AM UTC 24 Aug 27 07:11:44 AM UTC 24 217267580 ps
T727 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_stretch_timeout.759870440 Aug 27 07:10:47 AM UTC 24 Aug 27 07:11:19 AM UTC 24 12667095844 ps
T728 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/14.i2c_target_intr_stress_wr.1579879665 Aug 27 07:08:49 AM UTC 24 Aug 27 07:11:19 AM UTC 24 16515450367 ps
T729 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_fifo_reset_fmt.2822025020 Aug 27 07:11:17 AM UTC 24 Aug 27 07:11:20 AM UTC 24 538450507 ps
T730 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_fifo_reset_rx.784312155 Aug 27 07:11:17 AM UTC 24 Aug 27 07:11:22 AM UTC 24 173229862 ps
T731 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_perf_precise.2031408796 Aug 27 07:11:20 AM UTC 24 Aug 27 07:11:22 AM UTC 24 146930022 ps
T732 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_smoke.3666967139 Aug 27 07:10:52 AM UTC 24 Aug 27 07:11:23 AM UTC 24 6437985013 ps
T733 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_fifo_fmt_empty.2252577238 Aug 27 07:11:17 AM UTC 24 Aug 27 07:11:24 AM UTC 24 204971376 ps
T734 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_error_intr.1170521629 Aug 27 07:11:21 AM UTC 24 Aug 27 07:11:24 AM UTC 24 107235205 ps
T735 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_intr_smoke.1067270721 Aug 27 07:11:24 AM UTC 24 Aug 27 07:11:33 AM UTC 24 2304780555 ps
T125 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_watermark.3880110284 Aug 27 07:09:42 AM UTC 24 Aug 27 07:11:34 AM UTC 24 4839358555 ps
T736 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_intr_stress_wr.1253217855 Aug 27 07:11:24 AM UTC 24 Aug 27 07:11:35 AM UTC 24 3917793113 ps
T737 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_perf.3233427148 Aug 27 07:11:37 AM UTC 24 Aug 27 07:11:47 AM UTC 24 3569401099 ps
T738 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_timeout.1542553628 Aug 27 07:11:25 AM UTC 24 Aug 27 07:11:36 AM UTC 24 4062676289 ps
T739 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_stretch_timeout.2676190789 Aug 27 07:11:21 AM UTC 24 Aug 27 07:11:37 AM UTC 24 5662266963 ps
T740 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_fifo_reset_acq.534461827 Aug 27 07:11:35 AM UTC 24 Aug 27 07:11:38 AM UTC 24 248993121 ps
T741 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_fifo_reset_tx.3711903394 Aug 27 07:11:36 AM UTC 24 Aug 27 07:11:39 AM UTC 24 1308922818 ps
T742 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_overflow.2727077546 Aug 27 07:10:13 AM UTC 24 Aug 27 07:11:39 AM UTC 24 1408148399 ps
T743 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/16.i2c_host_fifo_overflow.1414952312 Aug 27 07:09:42 AM UTC 24 Aug 27 07:11:40 AM UTC 24 1942096274 ps
T744 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_hrst.975535742 Aug 27 07:11:38 AM UTC 24 Aug 27 07:11:41 AM UTC 24 500855978 ps
T745 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_full.1165486838 Aug 27 07:10:15 AM UTC 24 Aug 27 07:11:43 AM UTC 24 14095707952 ps
T746 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_mode_toggle.1605587791 Aug 27 07:11:39 AM UTC 24 Aug 27 07:11:43 AM UTC 24 77910725 ps
T747 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_smoke.2350333003 Aug 27 07:11:15 AM UTC 24 Aug 27 07:11:44 AM UTC 24 1223876550 ps
T748 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/12.i2c_target_intr_stress_wr.3928399743 Aug 27 07:07:58 AM UTC 24 Aug 27 07:11:44 AM UTC 24 19061005154 ps
T749 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_fifo_watermarks_acq.1626142239 Aug 27 07:11:40 AM UTC 24 Aug 27 07:11:47 AM UTC 24 638104768 ps
T750 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_stress_rd.3113853247 Aug 27 07:10:53 AM UTC 24 Aug 27 07:11:48 AM UTC 24 2333906639 ps
T751 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_alert_test.2228306104 Aug 27 07:11:46 AM UTC 24 Aug 27 07:11:48 AM UTC 24 18855732 ps
T752 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_nack_txstretch.3000940052 Aug 27 07:11:46 AM UTC 24 Aug 27 07:11:49 AM UTC 24 151860735 ps
T753 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_tx_stretch_ctrl.3725662133 Aug 27 07:11:43 AM UTC 24 Aug 27 07:11:49 AM UTC 24 133005936 ps
T754 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_nack_acqfull_addr.3066932103 Aug 27 07:11:45 AM UTC 24 Aug 27 07:11:49 AM UTC 24 2317602696 ps
T755 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_smbus_maxlen.3047238272 Aug 27 07:11:45 AM UTC 24 Aug 27 07:11:50 AM UTC 24 448312258 ps
T756 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_nack_acqfull.3212853462 Aug 27 07:11:45 AM UTC 24 Aug 27 07:11:50 AM UTC 24 998350476 ps
T154 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_override.2892172530 Aug 27 07:11:48 AM UTC 24 Aug 27 07:11:50 AM UTC 24 364256535 ps
T256 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_reset_fmt.1439735800 Aug 27 07:11:48 AM UTC 24 Aug 27 07:11:51 AM UTC 24 368120268 ps
T757 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_target_stress_all.1134006414 Aug 27 07:11:04 AM UTC 24 Aug 27 07:11:51 AM UTC 24 8022191696 ps
T758 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_may_nack.972204572 Aug 27 07:11:40 AM UTC 24 Aug 27 07:11:52 AM UTC 24 4881445505 ps
T759 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/10.i2c_target_stress_wr.1936921563 Aug 27 07:06:59 AM UTC 24 Aug 27 07:11:54 AM UTC 24 46868136154 ps
T760 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/15.i2c_target_stress_wr.3739743412 Aug 27 07:09:18 AM UTC 24 Aug 27 07:11:56 AM UTC 24 52825056328 ps
T761 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_perf_precise.2603216432 Aug 27 07:11:51 AM UTC 24 Aug 27 07:11:56 AM UTC 24 303845700 ps
T762 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_fmt_empty.3723471481 Aug 27 07:11:49 AM UTC 24 Aug 27 07:11:57 AM UTC 24 3225210938 ps
T763 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_reset_rx.2734929993 Aug 27 07:11:49 AM UTC 24 Aug 27 07:11:58 AM UTC 24 1281504052 ps
T764 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/11.i2c_target_intr_stress_wr.3978747108 Aug 27 07:07:31 AM UTC 24 Aug 27 07:11:58 AM UTC 24 17895334319 ps
T765 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_error_intr.350764720 Aug 27 07:11:52 AM UTC 24 Aug 27 07:12:00 AM UTC 24 189752396 ps
T766 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_intr_stress_wr.3628912356 Aug 27 07:10:23 AM UTC 24 Aug 27 07:12:00 AM UTC 24 9105586186 ps
T767 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/7.i2c_target_stress_wr.2996617273 Aug 27 07:05:33 AM UTC 24 Aug 27 07:12:02 AM UTC 24 54795704750 ps
T768 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_fifo_reset_acq.1942514741 Aug 27 07:12:02 AM UTC 24 Aug 27 07:12:05 AM UTC 24 221063709 ps
T769 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_watermark.4219048696 Aug 27 07:10:43 AM UTC 24 Aug 27 07:12:05 AM UTC 24 2871454935 ps
T770 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_intr_smoke.4277679323 Aug 27 07:11:57 AM UTC 24 Aug 27 07:12:05 AM UTC 24 3151258220 ps
T771 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_stretch_timeout.2870118795 Aug 27 07:11:51 AM UTC 24 Aug 27 07:12:06 AM UTC 24 2713475513 ps
T772 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_stretch.3882865996 Aug 27 07:11:23 AM UTC 24 Aug 27 07:12:07 AM UTC 24 2131350889 ps
T773 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_fifo_reset_tx.886012517 Aug 27 07:12:03 AM UTC 24 Aug 27 07:12:07 AM UTC 24 251235687 ps
T774 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_timeout.2161463422 Aug 27 07:11:59 AM UTC 24 Aug 27 07:12:08 AM UTC 24 4744699112 ps
T775 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_smoke.452740124 Aug 27 07:11:21 AM UTC 24 Aug 27 07:12:08 AM UTC 24 2015651362 ps
T776 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_mode_toggle.3848321834 Aug 27 07:12:07 AM UTC 24 Aug 27 07:12:09 AM UTC 24 234397905 ps
T777 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_hrst.2044230040 Aug 27 07:12:06 AM UTC 24 Aug 27 07:12:10 AM UTC 24 612247587 ps
T778 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_intr_stress_wr.4166952674 Aug 27 07:11:58 AM UTC 24 Aug 27 07:12:11 AM UTC 24 4011428130 ps
T779 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_fifo_watermarks_tx.926760641 Aug 27 07:12:08 AM UTC 24 Aug 27 07:12:11 AM UTC 24 317061330 ps
T780 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_perf.3474377542 Aug 27 07:12:05 AM UTC 24 Aug 27 07:12:13 AM UTC 24 5304973530 ps
T781 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_fifo_watermarks_acq.57475917 Aug 27 07:12:08 AM UTC 24 Aug 27 07:12:13 AM UTC 24 6666939199 ps
T782 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_target_stress_wr.2023354917 Aug 27 07:10:17 AM UTC 24 Aug 27 07:12:14 AM UTC 24 34064659578 ps
T783 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_smbus_maxlen.343882271 Aug 27 07:12:11 AM UTC 24 Aug 27 07:12:16 AM UTC 24 624002042 ps
T784 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_alert_test.3381437447 Aug 27 07:12:14 AM UTC 24 Aug 27 07:12:16 AM UTC 24 15558566 ps
T785 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_nack_txstretch.3061022199 Aug 27 07:12:13 AM UTC 24 Aug 27 07:12:16 AM UTC 24 150281351 ps
T786 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/9.i2c_host_perf_precise.2524375758 Aug 27 07:06:18 AM UTC 24 Aug 27 07:12:16 AM UTC 24 6071769697 ps
T787 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_nack_acqfull_addr.1317124212 Aug 27 07:12:12 AM UTC 24 Aug 27 07:12:16 AM UTC 24 915385553 ps
T788 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_nack_acqfull.2210208888 Aug 27 07:12:11 AM UTC 24 Aug 27 07:12:16 AM UTC 24 1236259077 ps
T155 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_override.2896640725 Aug 27 07:12:15 AM UTC 24 Aug 27 07:12:17 AM UTC 24 20095428 ps
T273 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_may_nack.3715227483 Aug 27 07:12:08 AM UTC 24 Aug 27 07:12:18 AM UTC 24 653781383 ps
T789 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_full.2846854851 Aug 27 07:10:45 AM UTC 24 Aug 27 07:12:20 AM UTC 24 3407524666 ps
T790 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_fifo_reset_fmt.3378323797 Aug 27 07:12:17 AM UTC 24 Aug 27 07:12:20 AM UTC 24 283198487 ps
T791 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_bad_addr.3558171832 Aug 27 07:12:06 AM UTC 24 Aug 27 07:12:20 AM UTC 24 2480270516 ps
T792 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_tx_stretch_ctrl.2529158167 Aug 27 07:12:09 AM UTC 24 Aug 27 07:12:22 AM UTC 24 972736512 ps
T793 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_perf_precise.3411422643 Aug 27 07:12:19 AM UTC 24 Aug 27 07:12:23 AM UTC 24 92927497 ps
T794 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_perf.2629416991 Aug 27 07:12:19 AM UTC 24 Aug 27 07:12:24 AM UTC 24 605708192 ps
T795 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_error_intr.942381143 Aug 27 07:12:21 AM UTC 24 Aug 27 07:12:24 AM UTC 24 308007418 ps
T796 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_smoke.743968989 Aug 27 07:11:53 AM UTC 24 Aug 27 07:12:26 AM UTC 24 7560944597 ps
T797 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_fifo_fmt_empty.2735665964 Aug 27 07:12:17 AM UTC 24 Aug 27 07:12:27 AM UTC 24 348269014 ps
T798 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_fifo_overflow.1326549393 Aug 27 07:11:17 AM UTC 24 Aug 27 07:12:28 AM UTC 24 10912913775 ps
T799 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_fifo_reset_rx.1587690695 Aug 27 07:12:17 AM UTC 24 Aug 27 07:12:29 AM UTC 24 159374262 ps
T800 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/18.i2c_host_fifo_overflow.2013936378 Aug 27 07:10:44 AM UTC 24 Aug 27 07:12:30 AM UTC 24 21854612504 ps
T801 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_stretch.4088960378 Aug 27 07:12:25 AM UTC 24 Aug 27 07:12:31 AM UTC 24 326599633 ps
T802 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_intr_smoke.1931352791 Aug 27 07:12:26 AM UTC 24 Aug 27 07:12:32 AM UTC 24 3152653174 ps
T803 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_fifo_reset_acq.1492448480 Aug 27 07:12:30 AM UTC 24 Aug 27 07:12:33 AM UTC 24 208182173 ps
T804 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_overflow.4154743084 Aug 27 07:11:48 AM UTC 24 Aug 27 07:12:33 AM UTC 24 3606226739 ps
T805 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_fifo_reset_tx.3832630546 Aug 27 07:12:32 AM UTC 24 Aug 27 07:12:34 AM UTC 24 169345479 ps
T806 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_smoke.559378038 Aug 27 07:12:23 AM UTC 24 Aug 27 07:12:37 AM UTC 24 2158506895 ps
T807 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_timeout.1328770311 Aug 27 07:12:28 AM UTC 24 Aug 27 07:12:37 AM UTC 24 1327977291 ps
T808 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_mode_toggle.660866492 Aug 27 07:12:35 AM UTC 24 Aug 27 07:12:38 AM UTC 24 78696284 ps
T809 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_hrst.2330434490 Aug 27 07:12:34 AM UTC 24 Aug 27 07:12:38 AM UTC 24 224516945 ps
T810 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/12.i2c_host_fifo_watermark.3874586068 Aug 27 07:07:49 AM UTC 24 Aug 27 07:12:40 AM UTC 24 5314164040 ps
T811 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_target_stress_rd.514742175 Aug 27 07:11:23 AM UTC 24 Aug 27 07:12:41 AM UTC 24 2996571933 ps
T812 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_bad_addr.299560085 Aug 27 07:12:34 AM UTC 24 Aug 27 07:12:41 AM UTC 24 973417595 ps
T813 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_fifo_watermarks_tx.2181400499 Aug 27 07:12:39 AM UTC 24 Aug 27 07:12:42 AM UTC 24 127230706 ps
T814 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_stretch_timeout.688481190 Aug 27 07:12:21 AM UTC 24 Aug 27 07:12:44 AM UTC 24 1456037521 ps
T815 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_fifo_watermarks_acq.534782920 Aug 27 07:12:38 AM UTC 24 Aug 27 07:12:44 AM UTC 24 1947526265 ps
T816 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_perf.783818426 Aug 27 07:12:33 AM UTC 24 Aug 27 07:12:45 AM UTC 24 1959574362 ps
T817 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_smbus_maxlen.917628421 Aug 27 07:12:41 AM UTC 24 Aug 27 07:12:46 AM UTC 24 481915226 ps
T818 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_tx_stretch_ctrl.2921933070 Aug 27 07:12:39 AM UTC 24 Aug 27 07:12:47 AM UTC 24 255645165 ps
T819 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_alert_test.2088813836 Aug 27 07:12:45 AM UTC 24 Aug 27 07:12:47 AM UTC 24 131953843 ps
T820 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/24.i2c_host_fifo_fmt_empty.2692009953 Aug 27 07:13:47 AM UTC 24 Aug 27 07:14:01 AM UTC 24 771371741 ps
T821 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_nack_acqfull.3392388256 Aug 27 07:12:41 AM UTC 24 Aug 27 07:12:47 AM UTC 24 1893651096 ps
T822 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_smoke.659763736 Aug 27 07:12:14 AM UTC 24 Aug 27 07:12:48 AM UTC 24 2745328303 ps
T823 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_host_override.1223191324 Aug 27 07:12:46 AM UTC 24 Aug 27 07:12:48 AM UTC 24 86060745 ps
T824 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_full.2897004180 Aug 27 07:11:49 AM UTC 24 Aug 27 07:12:48 AM UTC 24 10754597030 ps
T825 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_nack_acqfull_addr.3155390468 Aug 27 07:12:43 AM UTC 24 Aug 27 07:12:49 AM UTC 24 1110206537 ps
T826 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_host_fifo_reset_fmt.1001987234 Aug 27 07:12:48 AM UTC 24 Aug 27 07:12:51 AM UTC 24 554977945 ps
T285 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_stress_all.3566936930 Aug 27 07:13:04 AM UTC 24 Aug 27 07:13:53 AM UTC 24 5946212317 ps
T827 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_smoke.1527024778 Aug 27 07:11:46 AM UTC 24 Aug 27 07:12:52 AM UTC 24 2880612282 ps
T828 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_stress_rd.3467722977 Aug 27 07:11:56 AM UTC 24 Aug 27 07:12:53 AM UTC 24 5320128633 ps
T829 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_host_fifo_reset_rx.1717802353 Aug 27 07:12:48 AM UTC 24 Aug 27 07:12:54 AM UTC 24 597356608 ps
T830 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_intr_stress_wr.1998196819 Aug 27 07:12:28 AM UTC 24 Aug 27 07:12:54 AM UTC 24 25587496558 ps
T831 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_stretch.31216417 Aug 27 07:11:57 AM UTC 24 Aug 27 07:12:54 AM UTC 24 1262030187 ps
T270 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_host_may_nack.3984142802 Aug 27 07:12:38 AM UTC 24 Aug 27 07:12:56 AM UTC 24 690159230 ps
T832 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_fifo_watermark.1168071082 Aug 27 07:10:13 AM UTC 24 Aug 27 07:12:56 AM UTC 24 20087681006 ps
T833 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_host_perf_precise.3386783299 Aug 27 07:12:49 AM UTC 24 Aug 27 07:12:56 AM UTC 24 675461014 ps
T126 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_host_fifo_watermark.1514057740 Aug 27 07:11:48 AM UTC 24 Aug 27 07:13:00 AM UTC 24 3544002454 ps
T834 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_intr_smoke.2758169077 Aug 27 07:12:57 AM UTC 24 Aug 27 07:13:02 AM UTC 24 1746672839 ps
T835 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/19.i2c_host_fifo_full.300395213 Aug 27 07:11:17 AM UTC 24 Aug 27 07:13:03 AM UTC 24 10689149299 ps
T836 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/17.i2c_host_perf.764657959 Aug 27 07:10:15 AM UTC 24 Aug 27 07:13:03 AM UTC 24 12404645015 ps
T837 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_host_fifo_fmt_empty.2025290810 Aug 27 07:12:48 AM UTC 24 Aug 27 07:13:04 AM UTC 24 535105295 ps
T91 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_smoke.577921563 Aug 27 07:12:54 AM UTC 24 Aug 27 07:13:04 AM UTC 24 667663786 ps
T98 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_host_error_intr.3474818662 Aug 27 07:12:52 AM UTC 24 Aug 27 07:13:05 AM UTC 24 266134688 ps
T99 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_fifo_reset_acq.2339032059 Aug 27 07:13:02 AM UTC 24 Aug 27 07:13:05 AM UTC 24 977827401 ps
T100 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_fifo_reset_tx.4091347029 Aug 27 07:13:04 AM UTC 24 Aug 27 07:13:06 AM UTC 24 215756131 ps
T101 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_host_perf.333481964 Aug 27 07:12:49 AM UTC 24 Aug 27 07:13:07 AM UTC 24 3171756267 ps
T102 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_timeout.2010239913 Aug 27 07:12:57 AM UTC 24 Aug 27 07:13:10 AM UTC 24 1262401691 ps
T103 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_hrst.863285796 Aug 27 07:13:05 AM UTC 24 Aug 27 07:13:11 AM UTC 24 2110682482 ps
T104 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_perf.2925998877 Aug 27 07:13:04 AM UTC 24 Aug 27 07:13:12 AM UTC 24 1160055371 ps
T105 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_fifo_watermarks_tx.2446054167 Aug 27 07:13:08 AM UTC 24 Aug 27 07:13:12 AM UTC 24 175858047 ps
T106 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_host_mode_toggle.3029061427 Aug 27 07:13:06 AM UTC 24 Aug 27 07:13:12 AM UTC 24 204788929 ps
T838 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/21.i2c_target_stress_rd.2818019944 Aug 27 07:12:25 AM UTC 24 Aug 27 07:13:13 AM UTC 24 1068843540 ps
T839 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/20.i2c_target_stress_all.1400493265 Aug 27 07:12:06 AM UTC 24 Aug 27 07:13:13 AM UTC 24 34182630902 ps
T840 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_fifo_watermarks_acq.341021306 Aug 27 07:13:07 AM UTC 24 Aug 27 07:13:13 AM UTC 24 1928523854 ps
T841 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_target_bad_addr.3507682595 Aug 27 07:13:05 AM UTC 24 Aug 27 07:13:14 AM UTC 24 3923689544 ps
T842 /workspaces/repo/scratch/os_regression_2024_08_26/i2c-sim-vcs/coverage/default/22.i2c_alert_test.3262556167 Aug 27 07:13:14 AM UTC 24 Aug 27 07:13:16 AM UTC 24 133940871 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%