Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_sync_reqack_data
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_lc_ctrl_kmac_if.u_prim_sync_reqack_data_in 0.00 0.00 0.00 0.00



Module Instance : tb.dut.u_lc_ctrl_kmac_if.u_prim_sync_reqack_data_in

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
0.00 0.00 0.00 0.00 0.00 u_lc_ctrl_kmac_if


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_prim_sync_reqack 0.00 0.00 0.00 0.00


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : prim_sync_reqack_data
Line No.TotalCoveredPercent
TOTAL700.00
CONT_ASSIGN80100.00
CONT_ASSIGN81100.00
ALWAYS83400.00
CONT_ASSIGN89100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
80 0 1
81 0 1
83 0 1
84 0 1
85 0 1
86 0 1
==> MISSING_ELSE
89 0 1


Cond Coverage for Module : prim_sync_reqack_data
TotalCoveredPercent
Conditions300.00
Logical300.00
Non-Logical00
Event00

 LINE       80
 EXPRESSION (dst_req_o & dst_ack_i)
             ----1----   ----2----
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

Branch Coverage for Module : prim_sync_reqack_data
Line No.TotalCoveredPercent
Branches 3 0 0.00
IF 83 3 0 0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 83 if ((!rst_dst_ni)) -2-: 85 if (gen_data_reg.data_we)

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%