Design subhierarchy
dashboard | hierarchy | modlist | groups | tests | asserts

Go up
NAME   SCORE   LINE   COND   TOGGLE   FSM   BRANCH   ASSERT   
 dap 85.00 98.36 86.58 70.00 95.05 75.00
enable_checker 100.00 100.00 100.00
gen_alert_tx[0].u_prim_alert_sender 83.33 83.33
 i_tlul_adapter_reg 97.55 99.00 98.86 93.33 96.55 100.00
rv_dm_regs_csr_assert 100.00 100.00
 tl_adapter_host_sba 85.80 97.67 77.78 73.57 80.00 100.00
tlul_assert_device_mem 100.00 100.00 100.00 100.00
tlul_assert_device_regs 99.88 100.00 100.00 99.65
tlul_assert_host_sba 94.30 100.00 85.71 97.18
 u_dm_top 86.70 89.29 73.80 92.86 77.57 100.00
 u_lc_en_sync_copies 100.00 100.00 100.00
 u_pm_en_sync 100.00 100.00 100.00 100.00
 u_prim_clock_mux2 85.19 100.00 55.56 100.00
 u_prim_flop_2sync_lc_rst_assert 100.00 100.00 100.00
 u_prim_flop_2sync_lc_rst_sync 100.00 100.00 100.00
 u_prim_lc_sync_lc_dft_en 100.00 100.00 100.00 100.00
 u_prim_lc_sync_lc_hw_debug_en 100.00 100.00 100.00 100.00
 u_prim_mubi32_sync_late_debug_enable 100.00 100.00 100.00
 u_prim_mubi8_sync_otp_dis_rv_dm_late_debug 100.00 100.00 100.00 100.00
 u_prim_rst_n_mux2 85.19 100.00 55.56 100.00
 u_reg_regs 98.32 98.69 99.35 93.55 100.00 100.00
 u_tlul_lc_gate_rom 97.50 100.00 100.00 100.00 100.00 87.50
 u_tlul_lc_gate_sba 81.96 94.49 84.00 57.14 86.67 87.50