Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.10 99.01 96.33 98.63 92.06 98.05 95.86 99.76


Total test records in report: 1786
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html
T588 /workspace/coverage/default/11.spi_device_ram_cfg.3851551714 Dec 31 01:08:54 PM PST 23 Dec 31 01:08:59 PM PST 23 15984028 ps
T589 /workspace/coverage/default/7.spi_device_fifo_full.1849556658 Dec 31 01:08:00 PM PST 23 Dec 31 01:16:58 PM PST 23 32278299920 ps
T590 /workspace/coverage/default/11.spi_device_alert_test.3425889516 Dec 31 01:08:54 PM PST 23 Dec 31 01:08:59 PM PST 23 12968078 ps
T591 /workspace/coverage/default/45.spi_device_alert_test.4150975696 Dec 31 01:12:15 PM PST 23 Dec 31 01:12:18 PM PST 23 12180795 ps
T592 /workspace/coverage/default/49.spi_device_intercept.512882171 Dec 31 01:12:24 PM PST 23 Dec 31 01:12:34 PM PST 23 1041787902 ps
T593 /workspace/coverage/default/1.spi_device_dummy_item_extra_dly.252879942 Dec 31 01:08:03 PM PST 23 Dec 31 01:23:56 PM PST 23 38961236728 ps
T594 /workspace/coverage/default/19.spi_device_csb_read.4112900816 Dec 31 01:09:41 PM PST 23 Dec 31 01:09:52 PM PST 23 25014349 ps
T595 /workspace/coverage/default/31.spi_device_mailbox.1859891470 Dec 31 01:10:51 PM PST 23 Dec 31 01:11:11 PM PST 23 21353129791 ps
T596 /workspace/coverage/default/17.spi_device_tpm_all.1974146302 Dec 31 01:09:40 PM PST 23 Dec 31 01:10:08 PM PST 23 5605066087 ps
T597 /workspace/coverage/default/31.spi_device_extreme_fifo_size.2969656425 Dec 31 01:10:51 PM PST 23 Dec 31 01:25:05 PM PST 23 99549657186 ps
T122 /workspace/coverage/default/2.spi_device_stress_all.4129606178 Dec 31 01:07:47 PM PST 23 Dec 31 01:29:23 PM PST 23 488953512512 ps
T598 /workspace/coverage/default/17.spi_device_mailbox.3437503580 Dec 31 01:09:38 PM PST 23 Dec 31 01:10:30 PM PST 23 281325359227 ps
T251 /workspace/coverage/default/41.spi_device_pass_addr_payload_swap.1157912956 Dec 31 01:11:55 PM PST 23 Dec 31 01:12:06 PM PST 23 608806560 ps
T599 /workspace/coverage/default/28.spi_device_tpm_rw.2566068641 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:23 PM PST 23 39610137 ps
T600 /workspace/coverage/default/15.spi_device_flash_mode.4151088886 Dec 31 01:09:18 PM PST 23 Dec 31 01:09:40 PM PST 23 3435210783 ps
T244 /workspace/coverage/default/10.spi_device_intercept.3342780860 Dec 31 01:08:48 PM PST 23 Dec 31 01:08:56 PM PST 23 898640043 ps
T601 /workspace/coverage/default/38.spi_device_csb_read.2714159007 Dec 31 01:11:17 PM PST 23 Dec 31 01:11:21 PM PST 23 130984658 ps
T602 /workspace/coverage/default/18.spi_device_smoke.1613382898 Dec 31 01:09:37 PM PST 23 Dec 31 01:09:43 PM PST 23 31999255 ps
T603 /workspace/coverage/default/17.spi_device_tpm_rw.3638482502 Dec 31 01:09:35 PM PST 23 Dec 31 01:09:41 PM PST 23 1404481456 ps
T604 /workspace/coverage/default/12.spi_device_tpm_read_hw_reg.2361230759 Dec 31 01:08:53 PM PST 23 Dec 31 01:09:04 PM PST 23 4040575590 ps
T237 /workspace/coverage/default/33.spi_device_flash_mode.4256734740 Dec 31 01:10:49 PM PST 23 Dec 31 01:12:05 PM PST 23 54008019942 ps
T605 /workspace/coverage/default/41.spi_device_mailbox.2743920609 Dec 31 01:11:36 PM PST 23 Dec 31 01:11:53 PM PST 23 5260766594 ps
T606 /workspace/coverage/default/18.spi_device_abort.320680297 Dec 31 01:09:37 PM PST 23 Dec 31 01:09:43 PM PST 23 51544573 ps
T334 /workspace/coverage/default/19.spi_device_tpm_rw.1659277878 Dec 31 01:09:39 PM PST 23 Dec 31 01:09:46 PM PST 23 103327327 ps
T236 /workspace/coverage/default/30.spi_device_intercept.1153626866 Dec 31 01:10:34 PM PST 23 Dec 31 01:10:53 PM PST 23 3150521918 ps
T607 /workspace/coverage/default/42.spi_device_byte_transfer.3426114896 Dec 31 01:11:42 PM PST 23 Dec 31 01:11:47 PM PST 23 329597952 ps
T608 /workspace/coverage/default/49.spi_device_csb_read.3777124845 Dec 31 01:12:13 PM PST 23 Dec 31 01:12:16 PM PST 23 75840546 ps
T193 /workspace/coverage/default/38.spi_device_flash_and_tpm.2402892294 Dec 31 01:11:20 PM PST 23 Dec 31 01:16:36 PM PST 23 39566997351 ps
T609 /workspace/coverage/default/47.spi_device_tx_async_fifo_reset.1304013842 Dec 31 01:12:20 PM PST 23 Dec 31 01:12:27 PM PST 23 181693659 ps
T610 /workspace/coverage/default/44.spi_device_intercept.4131186137 Dec 31 01:11:40 PM PST 23 Dec 31 01:11:47 PM PST 23 436354026 ps
T611 /workspace/coverage/default/7.spi_device_pass_addr_payload_swap.3190350618 Dec 31 01:08:49 PM PST 23 Dec 31 01:08:59 PM PST 23 2579576146 ps
T612 /workspace/coverage/default/10.spi_device_extreme_fifo_size.4232847114 Dec 31 01:08:53 PM PST 23 Dec 31 01:24:31 PM PST 23 70569708343 ps
T613 /workspace/coverage/default/19.spi_device_rx_timeout.1839944165 Dec 31 01:09:35 PM PST 23 Dec 31 01:09:44 PM PST 23 2507887303 ps
T614 /workspace/coverage/default/19.spi_device_smoke.1076983112 Dec 31 01:09:37 PM PST 23 Dec 31 01:09:42 PM PST 23 220317995 ps
T615 /workspace/coverage/default/17.spi_device_perf.988038012 Dec 31 01:09:14 PM PST 23 Dec 31 01:13:49 PM PST 23 16324232590 ps
T616 /workspace/coverage/default/46.spi_device_tpm_sts_read.837338622 Dec 31 01:12:22 PM PST 23 Dec 31 01:12:29 PM PST 23 139821319 ps
T617 /workspace/coverage/default/21.spi_device_pass_cmd_filtering.3966501418 Dec 31 01:09:45 PM PST 23 Dec 31 01:10:01 PM PST 23 1783320615 ps
T210 /workspace/coverage/default/19.spi_device_intercept.903760443 Dec 31 01:09:37 PM PST 23 Dec 31 01:09:46 PM PST 23 99897594 ps
T178 /workspace/coverage/default/20.spi_device_fifo_underflow_overflow.3088516051 Dec 31 01:09:36 PM PST 23 Dec 31 01:13:09 PM PST 23 131907279737 ps
T618 /workspace/coverage/default/3.spi_device_intr.2563975297 Dec 31 01:08:02 PM PST 23 Dec 31 01:08:52 PM PST 23 6119199037 ps
T211 /workspace/coverage/default/37.spi_device_pass_addr_payload_swap.1842218475 Dec 31 01:11:15 PM PST 23 Dec 31 01:11:23 PM PST 23 332887665 ps
T619 /workspace/coverage/default/40.spi_device_extreme_fifo_size.1402069723 Dec 31 01:11:18 PM PST 23 Dec 31 01:31:08 PM PST 23 85620639447 ps
T620 /workspace/coverage/default/25.spi_device_smoke.1678329006 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:21 PM PST 23 75004660 ps
T621 /workspace/coverage/default/3.spi_device_mem_parity.1272654498 Dec 31 01:08:27 PM PST 23 Dec 31 01:08:30 PM PST 23 237007537 ps
T622 /workspace/coverage/default/40.spi_device_smoke.1188399785 Dec 31 01:11:40 PM PST 23 Dec 31 01:11:42 PM PST 23 256597058 ps
T623 /workspace/coverage/default/8.spi_device_fifo_full.1441608517 Dec 31 01:08:34 PM PST 23 Dec 31 01:34:58 PM PST 23 26111671095 ps
T624 /workspace/coverage/default/15.spi_device_perf.2833965134 Dec 31 01:09:11 PM PST 23 Dec 31 01:15:53 PM PST 23 6464380089 ps
T625 /workspace/coverage/default/32.spi_device_read_buffer_direct.2324981656 Dec 31 01:10:50 PM PST 23 Dec 31 01:10:58 PM PST 23 3802506734 ps
T626 /workspace/coverage/default/19.spi_device_cfg_cmd.931557801 Dec 31 01:09:37 PM PST 23 Dec 31 01:09:47 PM PST 23 605321987 ps
T627 /workspace/coverage/default/1.spi_device_flash_mode.1445305756 Dec 31 01:08:00 PM PST 23 Dec 31 01:08:19 PM PST 23 918976074 ps
T628 /workspace/coverage/default/25.spi_device_fifo_underflow_overflow.3521291449 Dec 31 01:10:15 PM PST 23 Dec 31 01:17:15 PM PST 23 243803880041 ps
T629 /workspace/coverage/default/20.spi_device_tpm_rw.3662192560 Dec 31 01:09:35 PM PST 23 Dec 31 01:09:39 PM PST 23 112338574 ps
T226 /workspace/coverage/default/30.spi_device_flash_and_tpm_min_idle.24068226 Dec 31 01:11:12 PM PST 23 Dec 31 01:14:22 PM PST 23 23475868470 ps
T284 /workspace/coverage/default/20.spi_device_pass_addr_payload_swap.2832004123 Dec 31 01:09:39 PM PST 23 Dec 31 01:09:53 PM PST 23 1965288417 ps
T630 /workspace/coverage/default/25.spi_device_bit_transfer.286181652 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:22 PM PST 23 212121143 ps
T631 /workspace/coverage/default/47.spi_device_read_buffer_direct.908130321 Dec 31 01:12:07 PM PST 23 Dec 31 01:12:14 PM PST 23 430533117 ps
T632 /workspace/coverage/default/34.spi_device_intercept.1382247282 Dec 31 01:10:50 PM PST 23 Dec 31 01:10:58 PM PST 23 17329807794 ps
T633 /workspace/coverage/default/41.spi_device_tpm_rw.3832973864 Dec 31 01:11:44 PM PST 23 Dec 31 01:11:47 PM PST 23 39277242 ps
T634 /workspace/coverage/default/14.spi_device_dummy_item_extra_dly.354151372 Dec 31 01:09:00 PM PST 23 Dec 31 01:14:47 PM PST 23 44300712257 ps
T221 /workspace/coverage/default/22.spi_device_flash_all.1288962571 Dec 31 01:10:00 PM PST 23 Dec 31 01:15:33 PM PST 23 224992793299 ps
T635 /workspace/coverage/default/17.spi_device_txrx.1486911676 Dec 31 01:09:22 PM PST 23 Dec 31 01:10:45 PM PST 23 28098764948 ps
T636 /workspace/coverage/default/12.spi_device_csb_read.106681906 Dec 31 01:09:02 PM PST 23 Dec 31 01:09:10 PM PST 23 32070752 ps
T62 /workspace/coverage/default/35.spi_device_stress_all.2543176318 Dec 31 01:11:15 PM PST 23 Dec 31 02:13:43 PM PST 23 1172044916581 ps
T637 /workspace/coverage/default/35.spi_device_tpm_sts_read.2064055283 Dec 31 01:11:18 PM PST 23 Dec 31 01:11:23 PM PST 23 1271882544 ps
T329 /workspace/coverage/default/2.spi_device_tpm_all.474825285 Dec 31 01:08:06 PM PST 23 Dec 31 01:09:23 PM PST 23 8694435353 ps
T177 /workspace/coverage/default/31.spi_device_stress_all.3794493787 Dec 31 01:10:54 PM PST 23 Dec 31 01:21:13 PM PST 23 126424274002 ps
T638 /workspace/coverage/default/30.spi_device_smoke.2074675411 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:21 PM PST 23 66757854 ps
T148 /workspace/coverage/default/28.spi_device_stress_all.3188037828 Dec 31 01:10:13 PM PST 23 Dec 31 01:13:15 PM PST 23 28460646158 ps
T639 /workspace/coverage/default/0.spi_device_pass_cmd_filtering.756075122 Dec 31 01:07:30 PM PST 23 Dec 31 01:07:44 PM PST 23 9781431870 ps
T270 /workspace/coverage/default/31.spi_device_flash_and_tpm.3419096418 Dec 31 01:10:36 PM PST 23 Dec 31 01:11:40 PM PST 23 31219579122 ps
T640 /workspace/coverage/default/48.spi_device_intr.4288467718 Dec 31 01:12:14 PM PST 23 Dec 31 01:13:29 PM PST 23 19565666486 ps
T641 /workspace/coverage/default/29.spi_device_pass_addr_payload_swap.2724574258 Dec 31 01:10:17 PM PST 23 Dec 31 01:10:31 PM PST 23 964985810 ps
T642 /workspace/coverage/default/33.spi_device_fifo_full.507952905 Dec 31 01:10:55 PM PST 23 Dec 31 01:13:46 PM PST 23 26274277171 ps
T643 /workspace/coverage/default/47.spi_device_dummy_item_extra_dly.3911680712 Dec 31 01:12:14 PM PST 23 Dec 31 01:16:36 PM PST 23 33263201937 ps
T644 /workspace/coverage/default/36.spi_device_tpm_all.2538600458 Dec 31 01:11:15 PM PST 23 Dec 31 01:11:41 PM PST 23 14384701248 ps
T645 /workspace/coverage/default/14.spi_device_intr.2206940280 Dec 31 01:09:01 PM PST 23 Dec 31 01:09:43 PM PST 23 7075623855 ps
T646 /workspace/coverage/default/27.spi_device_intr.2465622028 Dec 31 01:10:17 PM PST 23 Dec 31 01:11:00 PM PST 23 15790028052 ps
T245 /workspace/coverage/default/17.spi_device_upload.2932911909 Dec 31 01:09:39 PM PST 23 Dec 31 01:09:52 PM PST 23 447933452 ps
T194 /workspace/coverage/default/25.spi_device_flash_all.2867032856 Dec 31 01:10:17 PM PST 23 Dec 31 01:12:56 PM PST 23 82636652101 ps
T647 /workspace/coverage/default/19.spi_device_intr.309666482 Dec 31 01:09:38 PM PST 23 Dec 31 01:11:06 PM PST 23 15800213600 ps
T648 /workspace/coverage/default/38.spi_device_dummy_item_extra_dly.1293304224 Dec 31 01:11:18 PM PST 23 Dec 31 01:15:02 PM PST 23 82210657342 ps
T248 /workspace/coverage/default/38.spi_device_flash_and_tpm_min_idle.3377367947 Dec 31 01:11:18 PM PST 23 Dec 31 01:16:40 PM PST 23 174748010131 ps
T649 /workspace/coverage/default/27.spi_device_txrx.483223037 Dec 31 01:10:19 PM PST 23 Dec 31 01:16:26 PM PST 23 109551173087 ps
T650 /workspace/coverage/default/42.spi_device_txrx.674539998 Dec 31 01:11:43 PM PST 23 Dec 31 01:13:48 PM PST 23 39771521198 ps
T651 /workspace/coverage/default/20.spi_device_tpm_read_hw_reg.1446278948 Dec 31 01:09:46 PM PST 23 Dec 31 01:09:59 PM PST 23 424933119 ps
T652 /workspace/coverage/default/5.spi_device_smoke.1292099471 Dec 31 01:08:27 PM PST 23 Dec 31 01:08:29 PM PST 23 60248806 ps
T311 /workspace/coverage/default/28.spi_device_pass_addr_payload_swap.2902756289 Dec 31 01:10:15 PM PST 23 Dec 31 01:10:53 PM PST 23 59978863063 ps
T653 /workspace/coverage/default/49.spi_device_stress_all.2863486973 Dec 31 01:12:22 PM PST 23 Dec 31 02:34:01 PM PST 23 166935904739 ps
T654 /workspace/coverage/default/32.spi_device_intercept.3824448972 Dec 31 01:10:54 PM PST 23 Dec 31 01:11:06 PM PST 23 5680604755 ps
T655 /workspace/coverage/default/20.spi_device_tpm_sts_read.3189568205 Dec 31 01:09:46 PM PST 23 Dec 31 01:09:56 PM PST 23 130697289 ps
T656 /workspace/coverage/default/11.spi_device_dummy_item_extra_dly.2038450765 Dec 31 01:08:51 PM PST 23 Dec 31 01:10:49 PM PST 23 51708623366 ps
T657 /workspace/coverage/default/3.spi_device_smoke.2671534268 Dec 31 01:08:28 PM PST 23 Dec 31 01:08:30 PM PST 23 236567109 ps
T658 /workspace/coverage/default/46.spi_device_fifo_underflow_overflow.177340153 Dec 31 01:12:21 PM PST 23 Dec 31 01:28:18 PM PST 23 317241321450 ps
T659 /workspace/coverage/default/25.spi_device_pass_cmd_filtering.2186181746 Dec 31 01:10:15 PM PST 23 Dec 31 01:10:29 PM PST 23 7690678454 ps
T660 /workspace/coverage/default/35.spi_device_abort.1984686029 Dec 31 01:11:22 PM PST 23 Dec 31 01:11:28 PM PST 23 65859617 ps
T661 /workspace/coverage/default/45.spi_device_smoke.575944156 Dec 31 01:11:55 PM PST 23 Dec 31 01:11:56 PM PST 23 47684528 ps
T662 /workspace/coverage/default/10.spi_device_intr.198270860 Dec 31 01:08:35 PM PST 23 Dec 31 01:09:53 PM PST 23 33281138453 ps
T663 /workspace/coverage/default/11.spi_device_byte_transfer.110489759 Dec 31 01:08:56 PM PST 23 Dec 31 01:09:06 PM PST 23 199704982 ps
T664 /workspace/coverage/default/9.spi_device_cfg_cmd.3979466368 Dec 31 01:08:52 PM PST 23 Dec 31 01:09:01 PM PST 23 7352072991 ps
T665 /workspace/coverage/default/31.spi_device_rx_async_fifo_reset.2622501180 Dec 31 01:10:55 PM PST 23 Dec 31 01:10:59 PM PST 23 43576833 ps
T666 /workspace/coverage/default/29.spi_device_mailbox.960440525 Dec 31 01:10:18 PM PST 23 Dec 31 01:10:56 PM PST 23 11321980275 ps
T667 /workspace/coverage/default/12.spi_device_ram_cfg.779440155 Dec 31 01:08:50 PM PST 23 Dec 31 01:08:54 PM PST 23 17474864 ps
T668 /workspace/coverage/default/48.spi_device_extreme_fifo_size.2378191636 Dec 31 01:12:19 PM PST 23 Dec 31 01:19:12 PM PST 23 69554771799 ps
T669 /workspace/coverage/default/39.spi_device_dummy_item_extra_dly.3581710718 Dec 31 01:11:16 PM PST 23 Dec 31 01:26:21 PM PST 23 50999455597 ps
T332 /workspace/coverage/default/31.spi_device_tpm_all.1556891774 Dec 31 01:10:49 PM PST 23 Dec 31 01:11:35 PM PST 23 2782604947 ps
T670 /workspace/coverage/default/7.spi_device_read_buffer_direct.2156557187 Dec 31 01:08:03 PM PST 23 Dec 31 01:08:09 PM PST 23 420838143 ps
T671 /workspace/coverage/default/12.spi_device_rx_async_fifo_reset.1448168600 Dec 31 01:08:55 PM PST 23 Dec 31 01:09:03 PM PST 23 37577155 ps
T672 /workspace/coverage/default/49.spi_device_mailbox.1717735531 Dec 31 01:12:24 PM PST 23 Dec 31 01:12:34 PM PST 23 1768892468 ps
T673 /workspace/coverage/default/3.spi_device_tx_async_fifo_reset.1036523523 Dec 31 01:08:10 PM PST 23 Dec 31 01:08:12 PM PST 23 22795141 ps
T674 /workspace/coverage/default/20.spi_device_bit_transfer.3307594540 Dec 31 01:09:35 PM PST 23 Dec 31 01:09:40 PM PST 23 1546133623 ps
T675 /workspace/coverage/default/16.spi_device_rx_timeout.1335123699 Dec 31 01:09:13 PM PST 23 Dec 31 01:09:22 PM PST 23 1044422594 ps
T676 /workspace/coverage/default/26.spi_device_read_buffer_direct.16976680 Dec 31 01:10:23 PM PST 23 Dec 31 01:10:35 PM PST 23 124019252 ps
T195 /workspace/coverage/default/9.spi_device_stress_all.1227332378 Dec 31 01:08:58 PM PST 23 Dec 31 01:40:49 PM PST 23 566931689837 ps
T677 /workspace/coverage/default/44.spi_device_rx_async_fifo_reset.965062046 Dec 31 01:12:14 PM PST 23 Dec 31 01:12:16 PM PST 23 78254140 ps
T678 /workspace/coverage/default/48.spi_device_bit_transfer.3438621157 Dec 31 01:12:12 PM PST 23 Dec 31 01:12:17 PM PST 23 95549096 ps
T679 /workspace/coverage/default/37.spi_device_bit_transfer.4107014502 Dec 31 01:11:16 PM PST 23 Dec 31 01:11:19 PM PST 23 464739287 ps
T252 /workspace/coverage/default/34.spi_device_flash_and_tpm.4259668130 Dec 31 01:10:52 PM PST 23 Dec 31 01:13:49 PM PST 23 77311270802 ps
T241 /workspace/coverage/default/22.spi_device_flash_and_tpm.3280919969 Dec 31 01:10:13 PM PST 23 Dec 31 01:11:20 PM PST 23 5869461300 ps
T680 /workspace/coverage/default/38.spi_device_smoke.2638624620 Dec 31 01:11:16 PM PST 23 Dec 31 01:11:19 PM PST 23 97480661 ps
T681 /workspace/coverage/default/9.spi_device_smoke.4210259077 Dec 31 01:08:35 PM PST 23 Dec 31 01:08:39 PM PST 23 156450472 ps
T682 /workspace/coverage/default/30.spi_device_fifo_full.756448255 Dec 31 01:10:18 PM PST 23 Dec 31 01:25:50 PM PST 23 150071170687 ps
T683 /workspace/coverage/default/2.spi_device_alert_test.3024411636 Dec 31 01:08:04 PM PST 23 Dec 31 01:08:07 PM PST 23 37233831 ps
T684 /workspace/coverage/default/21.spi_device_byte_transfer.1085146285 Dec 31 01:09:46 PM PST 23 Dec 31 01:09:58 PM PST 23 239349658 ps
T685 /workspace/coverage/default/0.spi_device_abort.1562039373 Dec 31 01:07:30 PM PST 23 Dec 31 01:07:31 PM PST 23 17514893 ps
T686 /workspace/coverage/default/45.spi_device_intercept.1094806196 Dec 31 01:12:15 PM PST 23 Dec 31 01:12:25 PM PST 23 642898608 ps
T687 /workspace/coverage/default/7.spi_device_flash_mode.3825768555 Dec 31 01:08:24 PM PST 23 Dec 31 01:08:42 PM PST 23 10781141508 ps
T688 /workspace/coverage/default/12.spi_device_smoke.3750894274 Dec 31 01:08:56 PM PST 23 Dec 31 01:09:05 PM PST 23 73858681 ps
T689 /workspace/coverage/default/8.spi_device_perf.1621192896 Dec 31 01:08:39 PM PST 23 Dec 31 01:17:09 PM PST 23 107578897596 ps
T690 /workspace/coverage/default/23.spi_device_dummy_item_extra_dly.3054454560 Dec 31 01:10:18 PM PST 23 Dec 31 01:22:16 PM PST 23 50732698147 ps
T691 /workspace/coverage/default/20.spi_device_extreme_fifo_size.582741559 Dec 31 01:09:39 PM PST 23 Dec 31 01:25:37 PM PST 23 77854141750 ps
T692 /workspace/coverage/default/11.spi_device_mem_parity.1802001251 Dec 31 01:08:33 PM PST 23 Dec 31 01:08:36 PM PST 23 51762261 ps
T693 /workspace/coverage/default/38.spi_device_fifo_underflow_overflow.2799325080 Dec 31 01:11:16 PM PST 23 Dec 31 01:17:56 PM PST 23 76409610186 ps
T694 /workspace/coverage/default/36.spi_device_flash_mode.420437639 Dec 31 01:10:57 PM PST 23 Dec 31 01:12:15 PM PST 23 59288525604 ps
T695 /workspace/coverage/default/12.spi_device_intr.3484503562 Dec 31 01:08:57 PM PST 23 Dec 31 01:10:19 PM PST 23 40146893208 ps
T696 /workspace/coverage/default/0.spi_device_rx_async_fifo_reset.1989632421 Dec 31 01:07:31 PM PST 23 Dec 31 01:07:33 PM PST 23 25173491 ps
T697 /workspace/coverage/default/13.spi_device_txrx.3064805578 Dec 31 01:08:58 PM PST 23 Dec 31 01:15:25 PM PST 23 73758837693 ps
T698 /workspace/coverage/default/23.spi_device_flash_and_tpm.341891868 Dec 31 01:10:13 PM PST 23 Dec 31 01:17:02 PM PST 23 50845540187 ps
T699 /workspace/coverage/default/2.spi_device_tx_async_fifo_reset.345590140 Dec 31 01:08:07 PM PST 23 Dec 31 01:08:10 PM PST 23 29574198 ps
T286 /workspace/coverage/default/35.spi_device_flash_all.3417392796 Dec 31 01:11:23 PM PST 23 Dec 31 01:14:45 PM PST 23 72539763673 ps
T700 /workspace/coverage/default/17.spi_device_bit_transfer.3916084976 Dec 31 01:09:35 PM PST 23 Dec 31 01:09:40 PM PST 23 184386576 ps
T212 /workspace/coverage/default/10.spi_device_flash_and_tpm.4097876591 Dec 31 01:08:48 PM PST 23 Dec 31 01:12:29 PM PST 23 88214914218 ps
T701 /workspace/coverage/default/0.spi_device_csb_read.966573437 Dec 31 01:07:30 PM PST 23 Dec 31 01:07:33 PM PST 23 23158644 ps
T702 /workspace/coverage/default/16.spi_device_pass_addr_payload_swap.1662200671 Dec 31 01:09:26 PM PST 23 Dec 31 01:09:59 PM PST 23 23663099831 ps
T703 /workspace/coverage/default/39.spi_device_tpm_read_hw_reg.3622496350 Dec 31 01:11:18 PM PST 23 Dec 31 01:11:34 PM PST 23 1414136595 ps
T704 /workspace/coverage/default/21.spi_device_fifo_full.3600705685 Dec 31 01:09:40 PM PST 23 Dec 31 01:22:33 PM PST 23 30109845533 ps
T705 /workspace/coverage/default/6.spi_device_flash_mode.74050811 Dec 31 01:08:52 PM PST 23 Dec 31 01:09:12 PM PST 23 4411121922 ps
T299 /workspace/coverage/default/12.spi_device_pass_addr_payload_swap.3557432946 Dec 31 01:08:56 PM PST 23 Dec 31 01:09:11 PM PST 23 8949709509 ps
T214 /workspace/coverage/default/33.spi_device_flash_and_tpm_min_idle.2699400736 Dec 31 01:10:51 PM PST 23 Dec 31 01:14:55 PM PST 23 17706840161 ps
T706 /workspace/coverage/default/40.spi_device_alert_test.729497106 Dec 31 01:11:25 PM PST 23 Dec 31 01:11:28 PM PST 23 47420954 ps
T707 /workspace/coverage/default/19.spi_device_mem_parity.1887098830 Dec 31 01:09:43 PM PST 23 Dec 31 01:09:54 PM PST 23 106446984 ps
T708 /workspace/coverage/default/10.spi_device_dummy_item_extra_dly.4212542370 Dec 31 01:08:52 PM PST 23 Dec 31 01:13:08 PM PST 23 35785054958 ps
T709 /workspace/coverage/default/49.spi_device_flash_and_tpm_min_idle.4166956750 Dec 31 01:12:20 PM PST 23 Dec 31 01:14:57 PM PST 23 80574554211 ps
T710 /workspace/coverage/default/13.spi_device_pass_cmd_filtering.1693214972 Dec 31 01:08:57 PM PST 23 Dec 31 01:09:17 PM PST 23 30571370725 ps
T711 /workspace/coverage/default/44.spi_device_pass_cmd_filtering.2376985100 Dec 31 01:11:56 PM PST 23 Dec 31 01:12:07 PM PST 23 2377434498 ps
T712 /workspace/coverage/default/7.spi_device_pass_cmd_filtering.3351895016 Dec 31 01:08:53 PM PST 23 Dec 31 01:09:06 PM PST 23 1866428242 ps
T713 /workspace/coverage/default/11.spi_device_smoke.596875379 Dec 31 01:08:54 PM PST 23 Dec 31 01:09:02 PM PST 23 208839753 ps
T714 /workspace/coverage/default/9.spi_device_flash_mode.2662164312 Dec 31 01:08:49 PM PST 23 Dec 31 01:09:01 PM PST 23 1192883177 ps
T715 /workspace/coverage/default/35.spi_device_dummy_item_extra_dly.1909909335 Dec 31 01:11:16 PM PST 23 Dec 31 01:37:05 PM PST 23 146754407229 ps
T716 /workspace/coverage/default/28.spi_device_bit_transfer.487108942 Dec 31 01:10:23 PM PST 23 Dec 31 01:10:34 PM PST 23 746641971 ps
T717 /workspace/coverage/default/22.spi_device_mailbox.3190782481 Dec 31 01:10:13 PM PST 23 Dec 31 01:11:03 PM PST 23 67549111877 ps
T718 /workspace/coverage/default/28.spi_device_cfg_cmd.2249035835 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:24 PM PST 23 336258068 ps
T719 /workspace/coverage/default/8.spi_device_abort.2764109917 Dec 31 01:08:49 PM PST 23 Dec 31 01:08:52 PM PST 23 34897217 ps
T720 /workspace/coverage/default/11.spi_device_rx_async_fifo_reset.3235142895 Dec 31 01:08:50 PM PST 23 Dec 31 01:08:54 PM PST 23 24725766 ps
T721 /workspace/coverage/default/29.spi_device_stress_all.3828183982 Dec 31 01:10:18 PM PST 23 Dec 31 01:45:21 PM PST 23 206174726249 ps
T722 /workspace/coverage/default/20.spi_device_mailbox.188274698 Dec 31 01:09:39 PM PST 23 Dec 31 01:10:05 PM PST 23 20914221567 ps
T723 /workspace/coverage/default/2.spi_device_cfg_cmd.1697163906 Dec 31 01:08:05 PM PST 23 Dec 31 01:08:14 PM PST 23 2584569032 ps
T724 /workspace/coverage/default/15.spi_device_upload.1819035608 Dec 31 01:09:18 PM PST 23 Dec 31 01:09:22 PM PST 23 1726119392 ps
T725 /workspace/coverage/default/24.spi_device_read_buffer_direct.2832531683 Dec 31 01:10:02 PM PST 23 Dec 31 01:10:10 PM PST 23 421233371 ps
T726 /workspace/coverage/default/12.spi_device_abort.1691281794 Dec 31 01:08:54 PM PST 23 Dec 31 01:09:00 PM PST 23 46774738 ps
T727 /workspace/coverage/default/36.spi_device_dummy_item_extra_dly.166641316 Dec 31 01:11:42 PM PST 23 Dec 31 01:15:05 PM PST 23 82619424429 ps
T728 /workspace/coverage/default/21.spi_device_tpm_rw.3247561217 Dec 31 01:09:43 PM PST 23 Dec 31 01:09:56 PM PST 23 1509112422 ps
T231 /workspace/coverage/default/1.spi_device_pass_addr_payload_swap.4103589975 Dec 31 01:08:04 PM PST 23 Dec 31 01:08:23 PM PST 23 5067172708 ps
T729 /workspace/coverage/default/23.spi_device_byte_transfer.4225717077 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:24 PM PST 23 306945125 ps
T730 /workspace/coverage/default/36.spi_device_tpm_rw.713841329 Dec 31 01:11:16 PM PST 23 Dec 31 01:11:20 PM PST 23 94758470 ps
T731 /workspace/coverage/default/49.spi_device_tx_async_fifo_reset.1110626999 Dec 31 01:12:19 PM PST 23 Dec 31 01:12:25 PM PST 23 29242162 ps
T732 /workspace/coverage/default/9.spi_device_extreme_fifo_size.919036064 Dec 31 01:08:36 PM PST 23 Dec 31 01:10:41 PM PST 23 33026316183 ps
T733 /workspace/coverage/default/20.spi_device_rx_timeout.3764375926 Dec 31 01:09:40 PM PST 23 Dec 31 01:09:56 PM PST 23 1845514026 ps
T734 /workspace/coverage/default/44.spi_device_tpm_sts_read.3929283560 Dec 31 01:12:07 PM PST 23 Dec 31 01:12:10 PM PST 23 226687989 ps
T735 /workspace/coverage/default/47.spi_device_rx_async_fifo_reset.4267481877 Dec 31 01:12:04 PM PST 23 Dec 31 01:12:06 PM PST 23 23860132 ps
T736 /workspace/coverage/default/39.spi_device_flash_and_tpm.2927598121 Dec 31 01:11:38 PM PST 23 Dec 31 01:12:10 PM PST 23 5337611850 ps
T737 /workspace/coverage/default/47.spi_device_tpm_read_hw_reg.3701703057 Dec 31 01:12:08 PM PST 23 Dec 31 01:12:14 PM PST 23 1779881181 ps
T738 /workspace/coverage/default/5.spi_device_fifo_underflow_overflow.2995522373 Dec 31 01:08:23 PM PST 23 Dec 31 01:12:40 PM PST 23 121535315967 ps
T739 /workspace/coverage/default/11.spi_device_bit_transfer.194646682 Dec 31 01:08:55 PM PST 23 Dec 31 01:09:04 PM PST 23 446723664 ps
T740 /workspace/coverage/default/6.spi_device_perf.820575089 Dec 31 01:08:03 PM PST 23 Dec 31 01:12:39 PM PST 23 9053522001 ps
T741 /workspace/coverage/default/13.spi_device_rx_timeout.3176301092 Dec 31 01:09:01 PM PST 23 Dec 31 01:09:14 PM PST 23 527723582 ps
T742 /workspace/coverage/default/24.spi_device_byte_transfer.3569744118 Dec 31 01:10:17 PM PST 23 Dec 31 01:10:25 PM PST 23 88208644 ps
T743 /workspace/coverage/default/47.spi_device_flash_all.771946405 Dec 31 01:12:09 PM PST 23 Dec 31 01:12:36 PM PST 23 3086615352 ps
T744 /workspace/coverage/default/38.spi_device_fifo_full.1360277675 Dec 31 01:11:16 PM PST 23 Dec 31 01:29:35 PM PST 23 38092403572 ps
T745 /workspace/coverage/default/21.spi_device_dummy_item_extra_dly.570190911 Dec 31 01:09:40 PM PST 23 Dec 31 01:13:58 PM PST 23 139295373817 ps
T746 /workspace/coverage/default/15.spi_device_tpm_sts_read.826038816 Dec 31 01:09:13 PM PST 23 Dec 31 01:09:17 PM PST 23 17425971 ps
T747 /workspace/coverage/default/26.spi_device_byte_transfer.2429084765 Dec 31 01:10:50 PM PST 23 Dec 31 01:10:55 PM PST 23 119018737 ps
T748 /workspace/coverage/default/4.spi_device_rx_async_fifo_reset.3544204582 Dec 31 01:07:58 PM PST 23 Dec 31 01:07:59 PM PST 23 44635055 ps
T749 /workspace/coverage/default/22.spi_device_upload.1998139539 Dec 31 01:10:17 PM PST 23 Dec 31 01:10:38 PM PST 23 12824708701 ps
T750 /workspace/coverage/default/15.spi_device_smoke.1518321038 Dec 31 01:09:00 PM PST 23 Dec 31 01:09:10 PM PST 23 243456269 ps
T751 /workspace/coverage/default/14.spi_device_txrx.442667800 Dec 31 01:09:15 PM PST 23 Dec 31 01:11:53 PM PST 23 7996215425 ps
T752 /workspace/coverage/default/2.spi_device_byte_transfer.970668929 Dec 31 01:08:24 PM PST 23 Dec 31 01:08:28 PM PST 23 489170121 ps
T753 /workspace/coverage/default/42.spi_device_flash_and_tpm_min_idle.1815325574 Dec 31 01:12:15 PM PST 23 Dec 31 01:13:47 PM PST 23 6937706329 ps
T754 /workspace/coverage/default/49.spi_device_read_buffer_direct.3813733056 Dec 31 01:12:25 PM PST 23 Dec 31 01:12:35 PM PST 23 1071925464 ps
T755 /workspace/coverage/default/15.spi_device_abort.653634724 Dec 31 01:09:21 PM PST 23 Dec 31 01:09:24 PM PST 23 28212397 ps
T756 /workspace/coverage/default/2.spi_device_mem_parity.3918276029 Dec 31 01:08:01 PM PST 23 Dec 31 01:08:03 PM PST 23 14982331 ps
T96 /workspace/coverage/default/32.spi_device_tpm_all.2103045089 Dec 31 01:10:49 PM PST 23 Dec 31 01:11:15 PM PST 23 4421787228 ps
T757 /workspace/coverage/default/32.spi_device_perf.3108083911 Dec 31 01:10:53 PM PST 23 Dec 31 01:13:03 PM PST 23 10938497354 ps
T758 /workspace/coverage/default/41.spi_device_rx_async_fifo_reset.1229747278 Dec 31 01:11:42 PM PST 23 Dec 31 01:11:45 PM PST 23 57143747 ps
T759 /workspace/coverage/default/21.spi_device_csb_read.1129372469 Dec 31 01:09:44 PM PST 23 Dec 31 01:09:55 PM PST 23 54836698 ps
T760 /workspace/coverage/default/48.spi_device_flash_mode.2198427937 Dec 31 01:12:18 PM PST 23 Dec 31 01:12:33 PM PST 23 1072864520 ps
T761 /workspace/coverage/default/12.spi_device_flash_mode.451902718 Dec 31 01:08:52 PM PST 23 Dec 31 01:09:18 PM PST 23 6799465515 ps
T762 /workspace/coverage/default/15.spi_device_rx_async_fifo_reset.1122204592 Dec 31 01:09:21 PM PST 23 Dec 31 01:09:24 PM PST 23 49511740 ps
T763 /workspace/coverage/default/6.spi_device_bit_transfer.2754720751 Dec 31 01:08:48 PM PST 23 Dec 31 01:08:53 PM PST 23 282555517 ps
T764 /workspace/coverage/default/35.spi_device_intr.789124566 Dec 31 01:10:52 PM PST 23 Dec 31 01:11:48 PM PST 23 24402097169 ps
T765 /workspace/coverage/default/37.spi_device_intr.789394785 Dec 31 01:11:18 PM PST 23 Dec 31 01:11:53 PM PST 23 8382358619 ps
T766 /workspace/coverage/default/40.spi_device_fifo_underflow_overflow.2872875595 Dec 31 01:11:18 PM PST 23 Dec 31 01:14:55 PM PST 23 94951591424 ps
T767 /workspace/coverage/default/12.spi_device_txrx.763466356 Dec 31 01:08:57 PM PST 23 Dec 31 01:12:54 PM PST 23 19774904117 ps
T768 /workspace/coverage/default/16.spi_device_abort.2128321246 Dec 31 01:09:21 PM PST 23 Dec 31 01:09:24 PM PST 23 16624751 ps
T769 /workspace/coverage/default/38.spi_device_bit_transfer.2891863940 Dec 31 01:11:18 PM PST 23 Dec 31 01:11:26 PM PST 23 926986317 ps
T770 /workspace/coverage/default/14.spi_device_rx_timeout.1794639473 Dec 31 01:08:55 PM PST 23 Dec 31 01:09:07 PM PST 23 1203815926 ps
T771 /workspace/coverage/default/15.spi_device_intercept.3314135359 Dec 31 01:09:16 PM PST 23 Dec 31 01:09:28 PM PST 23 2173921054 ps
T772 /workspace/coverage/default/9.spi_device_ram_cfg.3751409922 Dec 31 01:08:35 PM PST 23 Dec 31 01:08:39 PM PST 23 16718054 ps
T773 /workspace/coverage/default/24.spi_device_mailbox.3900635765 Dec 31 01:10:03 PM PST 23 Dec 31 01:10:25 PM PST 23 13771862990 ps
T774 /workspace/coverage/default/43.spi_device_rx_async_fifo_reset.3919233259 Dec 31 01:12:15 PM PST 23 Dec 31 01:12:19 PM PST 23 77489327 ps
T775 /workspace/coverage/default/6.spi_device_rx_async_fifo_reset.69902077 Dec 31 01:08:06 PM PST 23 Dec 31 01:08:09 PM PST 23 61312319 ps
T776 /workspace/coverage/default/10.spi_device_cfg_cmd.4053324633 Dec 31 01:08:52 PM PST 23 Dec 31 01:08:59 PM PST 23 202151256 ps
T777 /workspace/coverage/default/31.spi_device_pass_cmd_filtering.3386566538 Dec 31 01:10:52 PM PST 23 Dec 31 01:10:58 PM PST 23 117325070 ps
T778 /workspace/coverage/default/14.spi_device_tpm_sts_read.1316246762 Dec 31 01:09:00 PM PST 23 Dec 31 01:09:10 PM PST 23 290672956 ps
T327 /workspace/coverage/default/4.spi_device_tpm_all.420029401 Dec 31 01:09:15 PM PST 23 Dec 31 01:09:35 PM PST 23 1186337491 ps
T779 /workspace/coverage/default/20.spi_device_flash_mode.32579909 Dec 31 01:09:38 PM PST 23 Dec 31 01:09:55 PM PST 23 2518696950 ps
T780 /workspace/coverage/default/21.spi_device_tx_async_fifo_reset.1462863897 Dec 31 01:09:42 PM PST 23 Dec 31 01:09:53 PM PST 23 15889325 ps
T781 /workspace/coverage/default/26.spi_device_intercept.1598449428 Dec 31 01:10:14 PM PST 23 Dec 31 01:10:22 PM PST 23 1867021548 ps
T782 /workspace/coverage/default/22.spi_device_pass_cmd_filtering.1037325475 Dec 31 01:10:15 PM PST 23 Dec 31 01:10:40 PM PST 23 6874443551 ps
T783 /workspace/coverage/default/37.spi_device_pass_cmd_filtering.2380064576 Dec 31 01:11:19 PM PST 23 Dec 31 01:11:45 PM PST 23 11554240674 ps
T784 /workspace/coverage/default/27.spi_device_intercept.3024318061 Dec 31 01:10:21 PM PST 23 Dec 31 01:10:34 PM PST 23 1258924316 ps
T246 /workspace/coverage/default/47.spi_device_flash_mode.4093215248 Dec 31 01:12:13 PM PST 23 Dec 31 01:12:31 PM PST 23 2409915892 ps
T785 /workspace/coverage/default/34.spi_device_tpm_read_hw_reg.2529150453 Dec 31 01:10:50 PM PST 23 Dec 31 01:10:54 PM PST 23 377152233 ps
T786 /workspace/coverage/default/40.spi_device_flash_and_tpm.3156371744 Dec 31 01:11:17 PM PST 23 Dec 31 01:12:26 PM PST 23 11101979485 ps
T787 /workspace/coverage/default/36.spi_device_byte_transfer.2677076010 Dec 31 01:11:46 PM PST 23 Dec 31 01:11:49 PM PST 23 68565122 ps
T788 /workspace/coverage/default/42.spi_device_tpm_sts_read.461243783 Dec 31 01:11:55 PM PST 23 Dec 31 01:11:57 PM PST 23 37784651 ps
T789 /workspace/coverage/default/28.spi_device_tx_async_fifo_reset.2849685489 Dec 31 01:10:17 PM PST 23 Dec 31 01:10:25 PM PST 23 63325805 ps
T222 /workspace/coverage/default/37.spi_device_intercept.461013625 Dec 31 01:11:18 PM PST 23 Dec 31 01:11:33 PM PST 23 11223206553 ps
T790 /workspace/coverage/default/34.spi_device_rx_async_fifo_reset.1899245770 Dec 31 01:10:55 PM PST 23 Dec 31 01:10:59 PM PST 23 71373194 ps
T791 /workspace/coverage/default/49.spi_device_perf.287590183 Dec 31 01:12:12 PM PST 23 Dec 31 01:20:21 PM PST 23 43574584760 ps
T792 /workspace/coverage/default/2.spi_device_dummy_item_extra_dly.526408408 Dec 31 01:07:57 PM PST 23 Dec 31 01:14:01 PM PST 23 103736403142 ps
T793 /workspace/coverage/default/40.spi_device_rx_async_fifo_reset.602020252 Dec 31 01:11:15 PM PST 23 Dec 31 01:11:18 PM PST 23 38726487 ps
T242 /workspace/coverage/default/36.spi_device_flash_and_tpm.1567931944 Dec 31 01:11:21 PM PST 23 Dec 31 01:19:12 PM PST 23 68206648343 ps
T794 /workspace/coverage/default/14.spi_device_rx_async_fifo_reset.2870495275 Dec 31 01:09:16 PM PST 23 Dec 31 01:09:20 PM PST 23 18649524 ps
T795 /workspace/coverage/default/9.spi_device_fifo_full.2395066768 Dec 31 01:08:28 PM PST 23 Dec 31 01:21:53 PM PST 23 201658530853 ps
T796 /workspace/coverage/default/25.spi_device_csb_read.3416549439 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:23 PM PST 23 115133848 ps
T797 /workspace/coverage/default/0.spi_device_upload.3817252902 Dec 31 01:07:32 PM PST 23 Dec 31 01:08:01 PM PST 23 24789525816 ps
T798 /workspace/coverage/default/40.spi_device_csb_read.2987970039 Dec 31 01:11:17 PM PST 23 Dec 31 01:11:21 PM PST 23 57659938 ps
T799 /workspace/coverage/default/8.spi_device_cfg_cmd.2241637071 Dec 31 01:08:49 PM PST 23 Dec 31 01:08:56 PM PST 23 1035802980 ps
T800 /workspace/coverage/default/6.spi_device_tx_async_fifo_reset.1261316302 Dec 31 01:08:22 PM PST 23 Dec 31 01:08:23 PM PST 23 126524026 ps
T801 /workspace/coverage/default/43.spi_device_perf.1945423747 Dec 31 01:12:05 PM PST 23 Dec 31 01:22:26 PM PST 23 47276497768 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%