Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.10 99.01 96.33 98.63 92.06 98.05 95.86 99.76


Total test records in report: 1786
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html

T1270 /workspace/coverage/default/30.spi_device_tpm_sts_read.2866537745 Dec 31 01:10:30 PM PST 23 Dec 31 01:10:38 PM PST 23 101176406 ps
T1271 /workspace/coverage/default/15.spi_device_fifo_underflow_overflow.1386152940 Dec 31 01:09:11 PM PST 23 Dec 31 01:21:58 PM PST 23 152341897493 ps
T1272 /workspace/coverage/default/38.spi_device_byte_transfer.643551458 Dec 31 01:11:18 PM PST 23 Dec 31 01:11:25 PM PST 23 236174204 ps
T1273 /workspace/coverage/default/30.spi_device_perf.3176118057 Dec 31 01:10:33 PM PST 23 Dec 31 01:22:31 PM PST 23 9997908513 ps
T1274 /workspace/coverage/default/49.spi_device_alert_test.1609276926 Dec 31 01:12:31 PM PST 23 Dec 31 01:12:37 PM PST 23 11071710 ps
T1275 /workspace/coverage/default/24.spi_device_dummy_item_extra_dly.2918915186 Dec 31 01:10:02 PM PST 23 Dec 31 01:13:23 PM PST 23 97794136519 ps
T282 /workspace/coverage/default/39.spi_device_flash_all.4253881410 Dec 31 01:11:22 PM PST 23 Dec 31 01:12:44 PM PST 23 7802164038 ps
T1276 /workspace/coverage/default/22.spi_device_stress_all.774817902 Dec 31 01:10:14 PM PST 23 Dec 31 02:08:33 PM PST 23 2326642165705 ps
T1277 /workspace/coverage/default/32.spi_device_tpm_sts_read.544149127 Dec 31 01:10:53 PM PST 23 Dec 31 01:10:56 PM PST 23 200251101 ps
T1278 /workspace/coverage/default/45.spi_device_pass_cmd_filtering.2585605726 Dec 31 01:12:14 PM PST 23 Dec 31 01:12:23 PM PST 23 613677771 ps
T1279 /workspace/coverage/default/6.spi_device_cfg_cmd.2964530381 Dec 31 01:08:53 PM PST 23 Dec 31 01:09:02 PM PST 23 268916420 ps
T1280 /workspace/coverage/default/8.spi_device_tpm_all.1034170042 Dec 31 01:08:36 PM PST 23 Dec 31 01:10:08 PM PST 23 10947169644 ps
T1281 /workspace/coverage/default/45.spi_device_extreme_fifo_size.2351181857 Dec 31 01:11:55 PM PST 23 Dec 31 01:25:09 PM PST 23 57523527190 ps
T1282 /workspace/coverage/default/1.spi_device_rx_timeout.3477447460 Dec 31 01:08:28 PM PST 23 Dec 31 01:08:35 PM PST 23 1288623160 ps
T1283 /workspace/coverage/default/31.spi_device_bit_transfer.1593755489 Dec 31 01:10:51 PM PST 23 Dec 31 01:10:56 PM PST 23 273603009 ps
T1284 /workspace/coverage/default/18.spi_device_pass_cmd_filtering.1319576600 Dec 31 01:09:35 PM PST 23 Dec 31 01:10:01 PM PST 23 13022456525 ps
T1285 /workspace/coverage/default/49.spi_device_fifo_underflow_overflow.3636643977 Dec 31 01:12:20 PM PST 23 Dec 31 01:38:31 PM PST 23 200019856485 ps
T1286 /workspace/coverage/default/27.spi_device_alert_test.975736246 Dec 31 01:10:17 PM PST 23 Dec 31 01:10:24 PM PST 23 19741214 ps
T300 /workspace/coverage/default/14.spi_device_flash_and_tpm.1816981102 Dec 31 01:09:22 PM PST 23 Dec 31 01:13:26 PM PST 23 68565403319 ps
T1287 /workspace/coverage/default/25.spi_device_stress_all.643638824 Dec 31 01:10:22 PM PST 23 Dec 31 01:18:49 PM PST 23 104593794906 ps
T1288 /workspace/coverage/default/21.spi_device_cfg_cmd.696181665 Dec 31 01:09:59 PM PST 23 Dec 31 01:10:04 PM PST 23 297716741 ps
T1289 /workspace/coverage/default/34.spi_device_pass_cmd_filtering.1578588563 Dec 31 01:10:52 PM PST 23 Dec 31 01:11:07 PM PST 23 22545923600 ps
T1290 /workspace/coverage/default/23.spi_device_pass_cmd_filtering.184611535 Dec 31 01:10:17 PM PST 23 Dec 31 01:10:40 PM PST 23 17745605418 ps
T1291 /workspace/coverage/default/16.spi_device_rx_async_fifo_reset.2631733772 Dec 31 01:09:21 PM PST 23 Dec 31 01:09:24 PM PST 23 22033191 ps
T1292 /workspace/coverage/default/10.spi_device_tpm_read_hw_reg.1642049289 Dec 31 01:08:59 PM PST 23 Dec 31 01:09:19 PM PST 23 10436215447 ps
T1293 /workspace/coverage/default/42.spi_device_tpm_rw.3275508009 Dec 31 01:12:05 PM PST 23 Dec 31 01:12:07 PM PST 23 18874878 ps
T1294 /workspace/coverage/default/46.spi_device_flash_and_tpm_min_idle.3747179125 Dec 31 01:12:18 PM PST 23 Dec 31 01:17:25 PM PST 23 43874348692 ps
T1295 /workspace/coverage/default/17.spi_device_flash_mode.1436858432 Dec 31 01:09:39 PM PST 23 Dec 31 01:09:56 PM PST 23 675390358 ps
T1296 /workspace/coverage/default/5.spi_device_stress_all.809919884 Dec 31 01:08:30 PM PST 23 Dec 31 01:34:36 PM PST 23 78522559535 ps
T1297 /workspace/coverage/default/1.spi_device_read_buffer_direct.1737064217 Dec 31 01:08:05 PM PST 23 Dec 31 01:08:12 PM PST 23 441058525 ps
T1298 /workspace/coverage/default/22.spi_device_dummy_item_extra_dly.3307995785 Dec 31 01:10:13 PM PST 23 Dec 31 01:26:46 PM PST 23 651274495851 ps
T1299 /workspace/coverage/default/26.spi_device_flash_and_tpm_min_idle.1063453758 Dec 31 01:10:20 PM PST 23 Dec 31 01:16:04 PM PST 23 42405881787 ps
T1300 /workspace/coverage/default/37.spi_device_flash_mode.3828345243 Dec 31 01:11:15 PM PST 23 Dec 31 01:11:53 PM PST 23 8390808106 ps
T1301 /workspace/coverage/default/14.spi_device_tpm_all.865771830 Dec 31 01:09:13 PM PST 23 Dec 31 01:09:46 PM PST 23 3481832485 ps
T1302 /workspace/coverage/default/31.spi_device_smoke.3720469286 Dec 31 01:10:54 PM PST 23 Dec 31 01:10:58 PM PST 23 32937233 ps
T1303 /workspace/coverage/default/1.spi_device_smoke.973265710 Dec 31 01:08:03 PM PST 23 Dec 31 01:08:06 PM PST 23 152984811 ps
T1304 /workspace/coverage/default/44.spi_device_txrx.1403611686 Dec 31 01:12:16 PM PST 23 Dec 31 01:19:04 PM PST 23 18784401384 ps
T1305 /workspace/coverage/default/3.spi_device_intercept.3770467772 Dec 31 01:08:52 PM PST 23 Dec 31 01:09:07 PM PST 23 12479953223 ps
T1306 /workspace/coverage/default/46.spi_device_rx_timeout.1519249400 Dec 31 01:12:24 PM PST 23 Dec 31 01:12:35 PM PST 23 478080530 ps
T1307 /workspace/coverage/default/46.spi_device_perf.2259418093 Dec 31 01:12:24 PM PST 23 Dec 31 01:19:48 PM PST 23 20494958538 ps
T1308 /workspace/coverage/default/5.spi_device_tpm_rw.1328891375 Dec 31 01:08:26 PM PST 23 Dec 31 01:08:28 PM PST 23 100653333 ps
T1309 /workspace/coverage/default/17.spi_device_fifo_full.2667016095 Dec 31 01:09:15 PM PST 23 Dec 31 01:43:57 PM PST 23 140104660560 ps
T1310 /workspace/coverage/default/39.spi_device_pass_cmd_filtering.1888197129 Dec 31 01:11:21 PM PST 23 Dec 31 01:12:08 PM PST 23 58835052875 ps
T1311 /workspace/coverage/default/41.spi_device_upload.1184278895 Dec 31 01:11:41 PM PST 23 Dec 31 01:11:52 PM PST 23 6591862993 ps
T1312 /workspace/coverage/default/42.spi_device_bit_transfer.747119304 Dec 31 01:12:04 PM PST 23 Dec 31 01:12:08 PM PST 23 113316851 ps
T1313 /workspace/coverage/default/33.spi_device_pass_cmd_filtering.2967370162 Dec 31 01:10:50 PM PST 23 Dec 31 01:11:10 PM PST 23 5302837540 ps
T1314 /workspace/coverage/default/36.spi_device_fifo_full.1066661825 Dec 31 01:11:39 PM PST 23 Dec 31 01:19:21 PM PST 23 98472672374 ps
T1315 /workspace/coverage/default/44.spi_device_upload.273445437 Dec 31 01:12:15 PM PST 23 Dec 31 01:12:34 PM PST 23 10664008584 ps
T1316 /workspace/coverage/default/37.spi_device_tpm_sts_read.4213818216 Dec 31 01:11:34 PM PST 23 Dec 31 01:11:35 PM PST 23 70659172 ps
T1317 /workspace/coverage/default/43.spi_device_fifo_full.3879497292 Dec 31 01:11:42 PM PST 23 Dec 31 01:35:53 PM PST 23 29996097612 ps
T1318 /workspace/coverage/default/25.spi_device_extreme_fifo_size.3907309730 Dec 31 01:10:18 PM PST 23 Dec 31 01:11:08 PM PST 23 6925671869 ps
T1319 /workspace/coverage/default/45.spi_device_fifo_underflow_overflow.3189895601 Dec 31 01:12:13 PM PST 23 Dec 31 01:16:35 PM PST 23 53394615623 ps
T1320 /workspace/coverage/default/22.spi_device_extreme_fifo_size.1035166819 Dec 31 01:09:40 PM PST 23 Dec 31 01:23:49 PM PST 23 178867988105 ps
T1321 /workspace/coverage/default/44.spi_device_flash_and_tpm.2201189235 Dec 31 01:11:56 PM PST 23 Dec 31 01:13:27 PM PST 23 50696481190 ps
T1322 /workspace/coverage/default/9.spi_device_mailbox.1767560528 Dec 31 01:08:34 PM PST 23 Dec 31 01:08:45 PM PST 23 2353306742 ps
T1323 /workspace/coverage/default/7.spi_device_cfg_cmd.2756208249 Dec 31 01:08:25 PM PST 23 Dec 31 01:08:31 PM PST 23 1259392991 ps
T1324 /workspace/coverage/default/15.spi_device_byte_transfer.4026702151 Dec 31 01:09:12 PM PST 23 Dec 31 01:09:17 PM PST 23 1130158876 ps
T1325 /workspace/coverage/default/17.spi_device_byte_transfer.3520045471 Dec 31 01:09:39 PM PST 23 Dec 31 01:09:49 PM PST 23 937004714 ps
T1326 /workspace/coverage/default/14.spi_device_cfg_cmd.922033669 Dec 31 01:08:59 PM PST 23 Dec 31 01:09:12 PM PST 23 2217371006 ps
T1327 /workspace/coverage/default/40.spi_device_dummy_item_extra_dly.4111985007 Dec 31 01:11:18 PM PST 23 Dec 31 01:14:25 PM PST 23 67307873107 ps
T1328 /workspace/coverage/default/0.spi_device_flash_and_tpm.1393215097 Dec 31 01:08:05 PM PST 23 Dec 31 01:11:03 PM PST 23 19813970440 ps
T1329 /workspace/coverage/default/3.spi_device_tpm_read_hw_reg.2280619851 Dec 31 01:08:48 PM PST 23 Dec 31 01:09:12 PM PST 23 7499306658 ps
T1330 /workspace/coverage/default/0.spi_device_flash_and_tpm_min_idle.3295231576 Dec 31 01:07:49 PM PST 23 Dec 31 01:10:36 PM PST 23 117837476484 ps
T1331 /workspace/coverage/default/31.spi_device_txrx.673936563 Dec 31 01:10:49 PM PST 23 Dec 31 01:17:47 PM PST 23 44717005819 ps
T1332 /workspace/coverage/default/48.spi_device_fifo_underflow_overflow.354283952 Dec 31 01:12:16 PM PST 23 Dec 31 01:17:01 PM PST 23 70907978764 ps
T1333 /workspace/coverage/default/43.spi_device_tpm_rw.3350291676 Dec 31 01:11:44 PM PST 23 Dec 31 01:11:48 PM PST 23 126891394 ps
T1334 /workspace/coverage/default/14.spi_device_smoke.351330042 Dec 31 01:09:11 PM PST 23 Dec 31 01:09:14 PM PST 23 55467633 ps
T1335 /workspace/coverage/default/4.spi_device_tpm_rw.1291365937 Dec 31 01:08:10 PM PST 23 Dec 31 01:08:12 PM PST 23 10648220 ps
T1336 /workspace/coverage/default/1.spi_device_extreme_fifo_size.3614823860 Dec 31 01:07:48 PM PST 23 Dec 31 01:46:01 PM PST 23 127410896138 ps
T1337 /workspace/coverage/default/22.spi_device_tx_async_fifo_reset.374522105 Dec 31 01:10:02 PM PST 23 Dec 31 01:10:07 PM PST 23 16394517 ps
T1338 /workspace/coverage/default/8.spi_device_mailbox.4166593172 Dec 31 01:08:48 PM PST 23 Dec 31 01:09:02 PM PST 23 3279324172 ps
T1339 /workspace/coverage/default/18.spi_device_alert_test.1968571233 Dec 31 01:09:46 PM PST 23 Dec 31 01:09:56 PM PST 23 17024152 ps
T1340 /workspace/coverage/default/15.spi_device_stress_all.53765763 Dec 31 01:09:14 PM PST 23 Dec 31 01:18:44 PM PST 23 108846702584 ps
T1341 /workspace/coverage/default/16.spi_device_tpm_all.1691182560 Dec 31 01:09:22 PM PST 23 Dec 31 01:10:24 PM PST 23 8018021230 ps
T1342 /workspace/coverage/default/11.spi_device_abort.4252696814 Dec 31 01:08:54 PM PST 23 Dec 31 01:09:01 PM PST 23 49752679 ps
T1343 /workspace/coverage/default/41.spi_device_tx_async_fifo_reset.335901448 Dec 31 01:12:03 PM PST 23 Dec 31 01:12:04 PM PST 23 19466683 ps
T1344 /workspace/coverage/default/3.spi_device_txrx.3019300848 Dec 31 01:08:05 PM PST 23 Dec 31 01:17:11 PM PST 23 167605359093 ps
T1345 /workspace/coverage/default/12.spi_device_alert_test.1757272893 Dec 31 01:08:55 PM PST 23 Dec 31 01:09:02 PM PST 23 15449708 ps
T1346 /workspace/coverage/default/31.spi_device_abort.1604889999 Dec 31 01:10:51 PM PST 23 Dec 31 01:10:54 PM PST 23 41124449 ps
T1347 /workspace/coverage/default/21.spi_device_perf.1655595666 Dec 31 01:09:45 PM PST 23 Dec 31 01:17:14 PM PST 23 16196507605 ps
T1348 /workspace/coverage/default/11.spi_device_perf.3298533354 Dec 31 01:08:34 PM PST 23 Dec 31 01:15:17 PM PST 23 97823016898 ps
T1349 /workspace/coverage/default/47.spi_device_cfg_cmd.1985952414 Dec 31 01:12:16 PM PST 23 Dec 31 01:12:28 PM PST 23 1683828431 ps
T1350 /workspace/coverage/default/7.spi_device_txrx.560956646 Dec 31 01:08:03 PM PST 23 Dec 31 01:13:39 PM PST 23 46012432864 ps
T1351 /workspace/coverage/default/11.spi_device_read_buffer_direct.1037183167 Dec 31 01:08:53 PM PST 23 Dec 31 01:09:03 PM PST 23 1417584624 ps
T1352 /workspace/coverage/default/46.spi_device_rx_async_fifo_reset.3520241363 Dec 31 01:12:23 PM PST 23 Dec 31 01:12:31 PM PST 23 116887611 ps
T1353 /workspace/coverage/default/3.spi_device_flash_all.3022170229 Dec 31 01:08:56 PM PST 23 Dec 31 01:10:04 PM PST 23 90921499684 ps
T1354 /workspace/coverage/default/16.spi_device_extreme_fifo_size.3011182641 Dec 31 01:09:21 PM PST 23 Dec 31 01:11:12 PM PST 23 40843421768 ps
T1355 /workspace/coverage/default/0.spi_device_bit_transfer.2889466390 Dec 31 01:07:33 PM PST 23 Dec 31 01:07:38 PM PST 23 793834550 ps
T320 /workspace/coverage/default/17.spi_device_stress_all.1330757176 Dec 31 01:09:39 PM PST 23 Dec 31 01:39:49 PM PST 23 248794222163 ps
T1356 /workspace/coverage/default/27.spi_device_rx_async_fifo_reset.2022814562 Dec 31 01:10:18 PM PST 23 Dec 31 01:10:27 PM PST 23 16320555 ps
T302 /workspace/coverage/default/7.spi_device_flash_all.361555317 Dec 31 01:08:24 PM PST 23 Dec 31 01:09:29 PM PST 23 4720952465 ps
T1357 /workspace/coverage/default/9.spi_device_pass_cmd_filtering.202051578 Dec 31 01:08:48 PM PST 23 Dec 31 01:09:09 PM PST 23 7908407044 ps
T1358 /workspace/coverage/default/14.spi_device_upload.3794583078 Dec 31 01:08:54 PM PST 23 Dec 31 01:09:02 PM PST 23 73981599 ps
T1359 /workspace/coverage/default/35.spi_device_tx_async_fifo_reset.949205750 Dec 31 01:11:19 PM PST 23 Dec 31 01:11:24 PM PST 23 16336652 ps
T1360 /workspace/coverage/default/45.spi_device_cfg_cmd.2497990610 Dec 31 01:12:15 PM PST 23 Dec 31 01:12:22 PM PST 23 171870241 ps
T1361 /workspace/coverage/default/32.spi_device_rx_async_fifo_reset.2861122763 Dec 31 01:10:50 PM PST 23 Dec 31 01:10:53 PM PST 23 24184908 ps
T1362 /workspace/coverage/default/17.spi_device_intercept.710621271 Dec 31 01:09:39 PM PST 23 Dec 31 01:09:51 PM PST 23 826360760 ps
T1363 /workspace/coverage/default/48.spi_device_dummy_item_extra_dly.120764703 Dec 31 01:12:22 PM PST 23 Dec 31 01:20:25 PM PST 23 113813234439 ps
T1364 /workspace/coverage/default/31.spi_device_csb_read.1199444177 Dec 31 01:10:51 PM PST 23 Dec 31 01:10:53 PM PST 23 19101586 ps
T1365 /workspace/coverage/default/13.spi_device_tpm_all.2347936375 Dec 31 01:09:14 PM PST 23 Dec 31 01:10:26 PM PST 23 25990931530 ps
T1366 /workspace/coverage/default/18.spi_device_flash_mode.2297732664 Dec 31 01:09:35 PM PST 23 Dec 31 01:09:57 PM PST 23 6961943346 ps
T1367 /workspace/coverage/default/24.spi_device_perf.4179704707 Dec 31 01:10:15 PM PST 23 Dec 31 01:17:40 PM PST 23 9896307297 ps
T1368 /workspace/coverage/default/5.spi_device_intercept.1889354052 Dec 31 01:08:02 PM PST 23 Dec 31 01:08:23 PM PST 23 10359995917 ps
T1369 /workspace/coverage/default/18.spi_device_stress_all.2741864625 Dec 31 01:09:37 PM PST 23 Dec 31 01:18:42 PM PST 23 65379052008 ps
T1370 /workspace/coverage/default/16.spi_device_upload.664172709 Dec 31 01:09:22 PM PST 23 Dec 31 01:09:29 PM PST 23 291359109 ps
T1371 /workspace/coverage/default/44.spi_device_tpm_rw.4200165085 Dec 31 01:11:41 PM PST 23 Dec 31 01:11:44 PM PST 23 370820434 ps
T1372 /workspace/coverage/default/17.spi_device_abort.3431915028 Dec 31 01:09:39 PM PST 23 Dec 31 01:09:47 PM PST 23 59286607 ps
T1373 /workspace/coverage/default/37.spi_device_flash_and_tpm_min_idle.452505822 Dec 31 01:11:15 PM PST 23 Dec 31 01:17:19 PM PST 23 130810060045 ps
T1374 /workspace/coverage/default/36.spi_device_intercept.1498747359 Dec 31 01:11:12 PM PST 23 Dec 31 01:11:20 PM PST 23 530891797 ps
T1375 /workspace/coverage/default/16.spi_device_pass_cmd_filtering.2066257094 Dec 31 01:09:12 PM PST 23 Dec 31 01:09:31 PM PST 23 21998518348 ps
T1376 /workspace/coverage/default/23.spi_device_fifo_underflow_overflow.2293253574 Dec 31 01:10:18 PM PST 23 Dec 31 01:15:14 PM PST 23 92661041660 ps
T1377 /workspace/coverage/default/24.spi_device_tpm_read_hw_reg.3819906989 Dec 31 01:10:13 PM PST 23 Dec 31 01:10:41 PM PST 23 27031026628 ps
T1378 /workspace/coverage/default/13.spi_device_dummy_item_extra_dly.2402742355 Dec 31 01:09:13 PM PST 23 Dec 31 01:17:04 PM PST 23 205803355813 ps
T1379 /workspace/coverage/default/32.spi_device_bit_transfer.2458485571 Dec 31 01:10:54 PM PST 23 Dec 31 01:10:59 PM PST 23 239796336 ps
T1380 /workspace/coverage/default/12.spi_device_tpm_rw.2960205509 Dec 31 01:08:53 PM PST 23 Dec 31 01:08:58 PM PST 23 81104032 ps
T1381 /workspace/coverage/default/31.spi_device_flash_and_tpm_min_idle.3312700923 Dec 31 01:10:52 PM PST 23 Dec 31 01:11:52 PM PST 23 27906988324 ps
T1382 /workspace/coverage/default/4.spi_device_intercept.1703462419 Dec 31 01:08:02 PM PST 23 Dec 31 01:08:14 PM PST 23 7279667351 ps
T1383 /workspace/coverage/default/30.spi_device_byte_transfer.743826749 Dec 31 01:10:33 PM PST 23 Dec 31 01:10:46 PM PST 23 850692513 ps
T1384 /workspace/coverage/default/30.spi_device_pass_cmd_filtering.2806078494 Dec 31 01:11:15 PM PST 23 Dec 31 01:11:25 PM PST 23 1250865563 ps
T1385 /workspace/coverage/default/32.spi_device_extreme_fifo_size.1509550936 Dec 31 01:10:51 PM PST 23 Dec 31 01:24:56 PM PST 23 78796518485 ps
T1386 /workspace/coverage/default/4.spi_device_alert_test.3102776213 Dec 31 01:08:04 PM PST 23 Dec 31 01:08:07 PM PST 23 61176438 ps
T1387 /workspace/coverage/default/35.spi_device_cfg_cmd.3259283697 Dec 31 01:11:20 PM PST 23 Dec 31 01:11:28 PM PST 23 76751374 ps
T1388 /workspace/coverage/default/9.spi_device_alert_test.2932639563 Dec 31 01:08:50 PM PST 23 Dec 31 01:08:53 PM PST 23 13845077 ps
T1389 /workspace/coverage/default/15.spi_device_pass_addr_payload_swap.1616733256 Dec 31 01:09:17 PM PST 23 Dec 31 01:09:27 PM PST 23 1420087366 ps
T1390 /workspace/coverage/default/34.spi_device_extreme_fifo_size.3978595763 Dec 31 01:11:21 PM PST 23 Dec 31 01:13:16 PM PST 23 45779080835 ps
T1391 /workspace/coverage/default/16.spi_device_mailbox.1060622898 Dec 31 01:09:27 PM PST 23 Dec 31 01:09:38 PM PST 23 2880240116 ps
T1392 /workspace/coverage/default/34.spi_device_tx_async_fifo_reset.1647568056 Dec 31 01:11:13 PM PST 23 Dec 31 01:11:15 PM PST 23 57185354 ps
T1393 /workspace/coverage/default/20.spi_device_intr.1806487755 Dec 31 01:09:44 PM PST 23 Dec 31 01:10:28 PM PST 23 6331886027 ps
T1394 /workspace/coverage/default/19.spi_device_flash_and_tpm_min_idle.1696564956 Dec 31 01:09:36 PM PST 23 Dec 31 01:11:16 PM PST 23 4742890297 ps
T1395 /workspace/coverage/default/5.spi_device_bit_transfer.1156848498 Dec 31 01:08:07 PM PST 23 Dec 31 01:08:11 PM PST 23 454304020 ps
T1396 /workspace/coverage/default/3.spi_device_dummy_item_extra_dly.3183535473 Dec 31 01:08:10 PM PST 23 Dec 31 01:14:55 PM PST 23 49616259826 ps
T1397 /workspace/coverage/default/37.spi_device_fifo_full.1227384285 Dec 31 01:11:17 PM PST 23 Dec 31 01:16:18 PM PST 23 97690812953 ps
T1398 /workspace/coverage/default/14.spi_device_mailbox.2258617408 Dec 31 01:09:11 PM PST 23 Dec 31 01:09:30 PM PST 23 4731669830 ps
T1399 /workspace/coverage/default/40.spi_device_rx_timeout.3740746140 Dec 31 01:11:17 PM PST 23 Dec 31 01:11:27 PM PST 23 2632230685 ps
T1400 /workspace/coverage/default/39.spi_device_tpm_all.3837637980 Dec 31 01:11:20 PM PST 23 Dec 31 01:14:12 PM PST 23 11955610274 ps
T1401 /workspace/coverage/default/41.spi_device_tpm_all.661629323 Dec 31 01:11:42 PM PST 23 Dec 31 01:12:26 PM PST 23 22853599859 ps
T1402 /workspace/coverage/default/13.spi_device_pass_addr_payload_swap.4019109372 Dec 31 01:08:57 PM PST 23 Dec 31 01:09:09 PM PST 23 675875669 ps
T1403 /workspace/coverage/default/29.spi_device_pass_cmd_filtering.1631264724 Dec 31 01:10:18 PM PST 23 Dec 31 01:10:31 PM PST 23 1841004524 ps
T307 /workspace/coverage/default/32.spi_device_flash_and_tpm_min_idle.3669885312 Dec 31 01:10:48 PM PST 23 Dec 31 01:12:50 PM PST 23 15711182218 ps
T1404 /workspace/coverage/default/0.spi_device_read_buffer_direct.3150954386 Dec 31 01:07:30 PM PST 23 Dec 31 01:07:40 PM PST 23 1852275594 ps
T1405 /workspace/coverage/default/22.spi_device_intercept.1219390306 Dec 31 01:10:19 PM PST 23 Dec 31 01:10:31 PM PST 23 67467905 ps
T1406 /workspace/coverage/default/9.spi_device_rx_async_fifo_reset.2877001285 Dec 31 01:08:51 PM PST 23 Dec 31 01:08:55 PM PST 23 38882339 ps
T1407 /workspace/coverage/default/25.spi_device_tpm_sts_read.429199882 Dec 31 01:10:19 PM PST 23 Dec 31 01:10:29 PM PST 23 181346305 ps
T1408 /workspace/coverage/default/16.spi_device_cfg_cmd.3574627242 Dec 31 01:09:21 PM PST 23 Dec 31 01:09:26 PM PST 23 283429573 ps
T1409 /workspace/coverage/default/15.spi_device_tpm_read_hw_reg.894311326 Dec 31 01:09:17 PM PST 23 Dec 31 01:09:25 PM PST 23 2786365895 ps
T1410 /workspace/coverage/default/41.spi_device_rx_timeout.812266186 Dec 31 01:11:54 PM PST 23 Dec 31 01:11:59 PM PST 23 1091840034 ps
T1411 /workspace/coverage/default/21.spi_device_mailbox.4273947374 Dec 31 01:09:42 PM PST 23 Dec 31 01:10:06 PM PST 23 16825556859 ps
T1412 /workspace/coverage/default/20.spi_device_cfg_cmd.2508954025 Dec 31 01:09:47 PM PST 23 Dec 31 01:10:02 PM PST 23 4391505238 ps
T1413 /workspace/coverage/default/2.spi_device_mailbox.2541033511 Dec 31 01:07:47 PM PST 23 Dec 31 01:08:36 PM PST 23 15421299010 ps
T1414 /workspace/coverage/default/4.spi_device_mailbox.810094524 Dec 31 01:08:24 PM PST 23 Dec 31 01:08:36 PM PST 23 554885117 ps
T1415 /workspace/coverage/default/27.spi_device_mailbox.3549781923 Dec 31 01:10:18 PM PST 23 Dec 31 01:10:44 PM PST 23 5967234914 ps
T1416 /workspace/coverage/default/49.spi_device_smoke.1342853105 Dec 31 01:12:07 PM PST 23 Dec 31 01:12:10 PM PST 23 72907571 ps
T1417 /workspace/coverage/default/42.spi_device_abort.4053879721 Dec 31 01:12:05 PM PST 23 Dec 31 01:12:07 PM PST 23 48058024 ps
T1418 /workspace/coverage/default/15.spi_device_tpm_rw.3655740938 Dec 31 01:09:18 PM PST 23 Dec 31 01:09:22 PM PST 23 81182821 ps
T1419 /workspace/coverage/default/12.spi_device_pass_cmd_filtering.1624052732 Dec 31 01:08:54 PM PST 23 Dec 31 01:09:16 PM PST 23 9236138659 ps
T1420 /workspace/coverage/default/32.spi_device_flash_mode.2146486950 Dec 31 01:10:54 PM PST 23 Dec 31 01:11:08 PM PST 23 2681649535 ps
T1421 /workspace/coverage/default/30.spi_device_bit_transfer.2161910801 Dec 31 01:10:34 PM PST 23 Dec 31 01:10:46 PM PST 23 71573960 ps
T1422 /workspace/coverage/default/38.spi_device_tpm_all.1409990800 Dec 31 01:11:14 PM PST 23 Dec 31 01:11:29 PM PST 23 7564974934 ps
T1423 /workspace/coverage/default/7.spi_device_tpm_rw.470104534 Dec 31 01:08:57 PM PST 23 Dec 31 01:09:06 PM PST 23 134461939 ps
T1424 /workspace/coverage/default/3.spi_device_fifo_underflow_overflow.3155077584 Dec 31 01:08:27 PM PST 23 Dec 31 01:12:40 PM PST 23 27672787696 ps
T1425 /workspace/coverage/default/26.spi_device_flash_mode.1854690839 Dec 31 01:10:15 PM PST 23 Dec 31 01:10:37 PM PST 23 10108402736 ps
T1426 /workspace/coverage/default/42.spi_device_cfg_cmd.3094518444 Dec 31 01:11:42 PM PST 23 Dec 31 01:11:52 PM PST 23 7423194749 ps
T1427 /workspace/coverage/default/32.spi_device_fifo_full.2941201107 Dec 31 01:11:13 PM PST 23 Dec 31 01:22:58 PM PST 23 67546627463 ps
T1428 /workspace/coverage/default/23.spi_device_tx_async_fifo_reset.1715549756 Dec 31 01:10:01 PM PST 23 Dec 31 01:10:04 PM PST 23 17242992 ps
T1429 /workspace/coverage/default/5.spi_device_cfg_cmd.3820523335 Dec 31 01:08:05 PM PST 23 Dec 31 01:08:11 PM PST 23 1176793334 ps
T1430 /workspace/coverage/default/9.spi_device_flash_and_tpm.3719009000 Dec 31 01:08:49 PM PST 23 Dec 31 01:10:46 PM PST 23 27343730702 ps
T1431 /workspace/coverage/default/18.spi_device_ram_cfg.2007216487 Dec 31 01:09:38 PM PST 23 Dec 31 01:09:43 PM PST 23 39861239 ps
T1432 /workspace/coverage/default/34.spi_device_fifo_full.3742651947 Dec 31 01:10:58 PM PST 23 Dec 31 01:26:49 PM PST 23 202390105402 ps
T1433 /workspace/coverage/default/38.spi_device_tpm_rw.4016828853 Dec 31 01:11:16 PM PST 23 Dec 31 01:11:20 PM PST 23 70068853 ps
T1434 /workspace/coverage/default/13.spi_device_mem_parity.2047280743 Dec 31 01:09:16 PM PST 23 Dec 31 01:09:20 PM PST 23 17856653 ps
T1435 /workspace/coverage/default/21.spi_device_bit_transfer.1898457164 Dec 31 01:09:42 PM PST 23 Dec 31 01:09:55 PM PST 23 304098918 ps
T1436 /workspace/coverage/default/32.spi_device_pass_cmd_filtering.3009984698 Dec 31 01:10:53 PM PST 23 Dec 31 01:11:04 PM PST 23 3890412741 ps
T1437 /workspace/coverage/default/21.spi_device_intercept.427919401 Dec 31 01:09:45 PM PST 23 Dec 31 01:10:00 PM PST 23 448473923 ps
T1438 /workspace/coverage/default/29.spi_device_dummy_item_extra_dly.955171115 Dec 31 01:10:12 PM PST 23 Dec 31 01:15:40 PM PST 23 54818708064 ps
T1439 /workspace/coverage/default/40.spi_device_abort.3577516989 Dec 31 01:11:18 PM PST 23 Dec 31 01:11:22 PM PST 23 21706964 ps
T1440 /workspace/coverage/default/0.spi_device_tpm_sts_read.2495427803 Dec 31 01:07:30 PM PST 23 Dec 31 01:07:32 PM PST 23 32526020 ps
T1441 /workspace/coverage/default/12.spi_device_tpm_sts_read.3044448522 Dec 31 01:08:54 PM PST 23 Dec 31 01:09:00 PM PST 23 137171783 ps
T1442 /workspace/coverage/default/23.spi_device_read_buffer_direct.78571247 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:25 PM PST 23 658856315 ps
T1443 /workspace/coverage/default/41.spi_device_bit_transfer.3346169066 Dec 31 01:11:43 PM PST 23 Dec 31 01:11:47 PM PST 23 214136642 ps
T1444 /workspace/coverage/default/14.spi_device_tx_async_fifo_reset.3738346179 Dec 31 01:08:55 PM PST 23 Dec 31 01:09:02 PM PST 23 23104112 ps
T1445 /workspace/coverage/default/13.spi_device_fifo_full.2244063766 Dec 31 01:08:58 PM PST 23 Dec 31 01:13:15 PM PST 23 40459224261 ps
T1446 /workspace/coverage/default/12.spi_device_byte_transfer.354780108 Dec 31 01:08:52 PM PST 23 Dec 31 01:08:59 PM PST 23 161503530 ps
T1447 /workspace/coverage/default/12.spi_device_extreme_fifo_size.1433689175 Dec 31 01:08:53 PM PST 23 Dec 31 01:46:34 PM PST 23 47896798744 ps
T1448 /workspace/coverage/default/33.spi_device_tpm_rw.2550606334 Dec 31 01:11:13 PM PST 23 Dec 31 01:11:15 PM PST 23 344828524 ps
T185 /workspace/coverage/default/17.spi_device_intr.3692414877 Dec 31 01:09:27 PM PST 23 Dec 31 01:10:50 PM PST 23 11792817044 ps
T174 /workspace/coverage/default/21.spi_device_flash_and_tpm.2716790834 Dec 31 01:09:40 PM PST 23 Dec 31 01:11:23 PM PST 23 21054634273 ps
T1449 /workspace/coverage/default/10.spi_device_abort.1911265126 Dec 31 01:08:59 PM PST 23 Dec 31 01:09:09 PM PST 23 49112871 ps
T1450 /workspace/coverage/default/34.spi_device_alert_test.2344990766 Dec 31 01:11:13 PM PST 23 Dec 31 01:11:15 PM PST 23 41711277 ps
T1451 /workspace/coverage/default/6.spi_device_extreme_fifo_size.1731166639 Dec 31 01:07:58 PM PST 23 Dec 31 01:08:57 PM PST 23 17855762476 ps
T1452 /workspace/coverage/default/11.spi_device_tpm_all.3415456138 Dec 31 01:08:56 PM PST 23 Dec 31 01:11:28 PM PST 23 42224818123 ps
T1453 /workspace/coverage/default/43.spi_device_alert_test.908601475 Dec 31 01:12:15 PM PST 23 Dec 31 01:12:19 PM PST 23 33574936 ps
T1454 /workspace/coverage/default/13.spi_device_alert_test.4258856256 Dec 31 01:08:57 PM PST 23 Dec 31 01:09:05 PM PST 23 13436334 ps
T1455 /workspace/coverage/default/32.spi_device_abort.2048990085 Dec 31 01:10:49 PM PST 23 Dec 31 01:10:50 PM PST 23 21621124 ps
T1456 /workspace/coverage/default/29.spi_device_fifo_underflow_overflow.3861104890 Dec 31 01:10:16 PM PST 23 Dec 31 01:14:04 PM PST 23 61800880777 ps
T1457 /workspace/coverage/default/7.spi_device_abort.2821898671 Dec 31 01:08:57 PM PST 23 Dec 31 01:09:05 PM PST 23 14410810 ps
T1458 /workspace/coverage/default/14.spi_device_csb_read.3668488904 Dec 31 01:09:18 PM PST 23 Dec 31 01:09:20 PM PST 23 17243620 ps
T1459 /workspace/coverage/default/28.spi_device_read_buffer_direct.1839408909 Dec 31 01:10:14 PM PST 23 Dec 31 01:10:24 PM PST 23 4697140864 ps
T1460 /workspace/coverage/default/3.spi_device_tpm_all.1688187992 Dec 31 01:08:47 PM PST 23 Dec 31 01:12:09 PM PST 23 12134771399 ps
T1461 /workspace/coverage/default/3.spi_device_cfg_cmd.1528074957 Dec 31 01:08:59 PM PST 23 Dec 31 01:09:12 PM PST 23 554231355 ps
T1462 /workspace/coverage/default/14.spi_device_fifo_full.869676986 Dec 31 01:09:11 PM PST 23 Dec 31 01:19:29 PM PST 23 266166999970 ps
T1463 /workspace/coverage/default/5.spi_device_byte_transfer.2207235793 Dec 31 01:07:59 PM PST 23 Dec 31 01:08:02 PM PST 23 210007883 ps
T1464 /workspace/coverage/default/11.spi_device_cfg_cmd.417376712 Dec 31 01:08:54 PM PST 23 Dec 31 01:09:04 PM PST 23 864409421 ps
T1465 /workspace/coverage/default/29.spi_device_smoke.2337731670 Dec 31 01:10:17 PM PST 23 Dec 31 01:10:24 PM PST 23 25379832 ps
T1466 /workspace/coverage/default/20.spi_device_stress_all.3093645892 Dec 31 01:09:46 PM PST 23 Dec 31 01:29:24 PM PST 23 164045695995 ps
T1467 /workspace/coverage/default/18.spi_device_bit_transfer.2666976395 Dec 31 01:09:38 PM PST 23 Dec 31 01:09:46 PM PST 23 663433087 ps
T1468 /workspace/coverage/default/28.spi_device_tpm_read_hw_reg.446597955 Dec 31 01:10:13 PM PST 23 Dec 31 01:10:19 PM PST 23 1712321087 ps
T1469 /workspace/coverage/default/33.spi_device_alert_test.2123626180 Dec 31 01:10:57 PM PST 23 Dec 31 01:11:00 PM PST 23 11843915 ps
T1470 /workspace/coverage/default/18.spi_device_intr.2424497536 Dec 31 01:09:38 PM PST 23 Dec 31 01:10:04 PM PST 23 4739850821 ps
T1471 /workspace/coverage/default/24.spi_device_fifo_full.63242298 Dec 31 01:10:15 PM PST 23 Dec 31 01:25:19 PM PST 23 52288273512 ps
T1472 /workspace/coverage/default/38.spi_device_read_buffer_direct.1841927967 Dec 31 01:11:17 PM PST 23 Dec 31 01:11:24 PM PST 23 378367055 ps
T1473 /workspace/coverage/default/22.spi_device_abort.108822801 Dec 31 01:10:03 PM PST 23 Dec 31 01:10:07 PM PST 23 44519717 ps
T1474 /workspace/coverage/default/25.spi_device_mailbox.2824378132 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:27 PM PST 23 159268586 ps
T1475 /workspace/coverage/default/21.spi_device_extreme_fifo_size.902119697 Dec 31 01:09:42 PM PST 23 Dec 31 01:42:23 PM PST 23 43859841685 ps
T1476 /workspace/coverage/default/16.spi_device_csb_read.384169529 Dec 31 01:09:10 PM PST 23 Dec 31 01:09:12 PM PST 23 44868827 ps
T1477 /workspace/coverage/default/11.spi_device_pass_cmd_filtering.59599039 Dec 31 01:08:56 PM PST 23 Dec 31 01:09:15 PM PST 23 15626151251 ps
T1478 /workspace/coverage/default/7.spi_device_byte_transfer.896212359 Dec 31 01:08:27 PM PST 23 Dec 31 01:08:31 PM PST 23 176487739 ps
T1479 /workspace/coverage/default/27.spi_device_fifo_underflow_overflow.2900088353 Dec 31 01:10:23 PM PST 23 Dec 31 01:17:16 PM PST 23 205437977315 ps
T1480 /workspace/coverage/default/6.spi_device_tpm_sts_read.1084467915 Dec 31 01:08:37 PM PST 23 Dec 31 01:08:41 PM PST 23 103351739 ps
T1481 /workspace/coverage/default/24.spi_device_intr.1437847107 Dec 31 01:10:01 PM PST 23 Dec 31 01:10:24 PM PST 23 12109886718 ps
T1482 /workspace/coverage/default/2.spi_device_rx_async_fifo_reset.3739110546 Dec 31 01:08:02 PM PST 23 Dec 31 01:08:05 PM PST 23 142687378 ps
T1483 /workspace/coverage/default/42.spi_device_rx_async_fifo_reset.982693200 Dec 31 01:12:06 PM PST 23 Dec 31 01:12:08 PM PST 23 79445493 ps
T1484 /workspace/coverage/default/4.spi_device_tx_async_fifo_reset.1608228047 Dec 31 01:08:24 PM PST 23 Dec 31 01:08:26 PM PST 23 20173561 ps
T1485 /workspace/coverage/default/0.spi_device_tx_async_fifo_reset.1851254957 Dec 31 01:07:32 PM PST 23 Dec 31 01:07:35 PM PST 23 15220470 ps
T1486 /workspace/coverage/default/19.spi_device_ram_cfg.2857160539 Dec 31 01:09:39 PM PST 23 Dec 31 01:09:47 PM PST 23 24782608 ps
T1487 /workspace/coverage/default/45.spi_device_fifo_full.116895459 Dec 31 01:12:13 PM PST 23 Dec 31 01:49:10 PM PST 23 156585602108 ps
T1488 /workspace/coverage/default/36.spi_device_tpm_sts_read.1135456128 Dec 31 01:11:19 PM PST 23 Dec 31 01:11:24 PM PST 23 261382285 ps
T1489 /workspace/coverage/default/43.spi_device_flash_and_tpm.666437968 Dec 31 01:11:56 PM PST 23 Dec 31 01:13:25 PM PST 23 6749834105 ps
T1490 /workspace/coverage/default/2.spi_device_csb_read.667500570 Dec 31 01:07:47 PM PST 23 Dec 31 01:07:49 PM PST 23 55317484 ps
T1491 /workspace/coverage/default/15.spi_device_alert_test.3957224092 Dec 31 01:09:16 PM PST 23 Dec 31 01:09:19 PM PST 23 65008681 ps
T1492 /workspace/coverage/default/18.spi_device_tpm_read_hw_reg.259700668 Dec 31 01:09:37 PM PST 23 Dec 31 01:09:48 PM PST 23 2702346165 ps
T1493 /workspace/coverage/default/1.spi_device_tx_async_fifo_reset.3344529467 Dec 31 01:07:48 PM PST 23 Dec 31 01:07:50 PM PST 23 28396822 ps
T1494 /workspace/coverage/default/29.spi_device_bit_transfer.2005795497 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:23 PM PST 23 158255623 ps
T1495 /workspace/coverage/default/36.spi_device_flash_and_tpm_min_idle.3309867757 Dec 31 01:11:15 PM PST 23 Dec 31 01:14:04 PM PST 23 42084858277 ps
T1496 /workspace/coverage/default/16.spi_device_ram_cfg.3638711038 Dec 31 01:09:13 PM PST 23 Dec 31 01:09:16 PM PST 23 71864930 ps
T1497 /workspace/coverage/default/43.spi_device_tpm_sts_read.3249172182 Dec 31 01:12:16 PM PST 23 Dec 31 01:12:21 PM PST 23 20689195 ps
T1498 /workspace/coverage/default/19.spi_device_fifo_full.1319689608 Dec 31 01:09:39 PM PST 23 Dec 31 01:35:02 PM PST 23 104368887597 ps
T1499 /workspace/coverage/default/37.spi_device_abort.396965898 Dec 31 01:11:16 PM PST 23 Dec 31 01:11:19 PM PST 23 50813018 ps
T1500 /workspace/coverage/default/42.spi_device_dummy_item_extra_dly.2371366632 Dec 31 01:12:06 PM PST 23 Dec 31 01:21:34 PM PST 23 147986789926 ps
T1501 /workspace/coverage/default/21.spi_device_abort.3506156250 Dec 31 01:09:46 PM PST 23 Dec 31 01:09:56 PM PST 23 13315764 ps
T1502 /workspace/coverage/default/27.spi_device_read_buffer_direct.937320327 Dec 31 01:10:16 PM PST 23 Dec 31 01:10:26 PM PST 23 536073658 ps
T1503 /workspace/coverage/default/48.spi_device_smoke.1663668253 Dec 31 01:12:16 PM PST 23 Dec 31 01:12:20 PM PST 23 137011323 ps
T1504 /workspace/coverage/default/18.spi_device_mem_parity.1344337876 Dec 31 01:09:36 PM PST 23 Dec 31 01:09:39 PM PST 23 109120174 ps
T1505 /workspace/coverage/default/35.spi_device_intercept.1853187941 Dec 31 01:11:21 PM PST 23 Dec 31 01:11:36 PM PST 23 8042102696 ps
T1506 /workspace/coverage/default/29.spi_device_flash_all.2911730827 Dec 31 01:10:18 PM PST 23 Dec 31 01:11:00 PM PST 23 12744876455 ps
T1507 /workspace/coverage/default/46.spi_device_txrx.1180919171 Dec 31 01:12:21 PM PST 23 Dec 31 01:19:09 PM PST 23 61984008888 ps
T1508 /workspace/coverage/default/27.spi_device_flash_mode.201388184 Dec 31 01:10:18 PM PST 23 Dec 31 01:11:06 PM PST 23 13993588392 ps
T1509 /workspace/coverage/default/11.spi_device_flash_and_tpm_min_idle.1203138315 Dec 31 01:08:53 PM PST 23 Dec 31 01:10:00 PM PST 23 12908618614 ps
T1510 /workspace/coverage/default/19.spi_device_tx_async_fifo_reset.2011037645 Dec 31 01:09:38 PM PST 23 Dec 31 01:09:43 PM PST 23 49996605 ps
T78 /workspace/coverage/default/2.spi_device_sec_cm.1804342154 Dec 31 01:08:01 PM PST 23 Dec 31 01:08:03 PM PST 23 135522793 ps
T79 /workspace/coverage/default/3.spi_device_sec_cm.706284863 Dec 31 01:08:52 PM PST 23 Dec 31 01:08:57 PM PST 23 653374627 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%