Design subhierarchy
dashboard | hierarchy | modlist | groups | tests | asserts

Go up
NAME   SCORE   LINE   COND   TOGGLE   FSM   BRANCH   ASSERT   
gen_alert_tx[0].u_prim_alert_sender 100.00 100.00
spi_device_csr_assert 100.00 100.00
tlul_assert_device 100.00 100.00 100.00 100.00
 u_clk_csb_buf 100.00 100.00
 u_clk_csb_mux 64.81 100.00 44.44 50.00
 u_clk_spi 85.19 100.00 55.56 100.00
 u_clk_spi_in_buf 100.00 100.00
 u_clk_spi_in_mux 64.81 100.00 44.44 50.00
 u_clk_spi_out_buf 100.00 100.00
 u_clk_spi_out_mux 64.81 100.00 44.44 50.00
u_cmdparse 96.74 100.00 87.80 100.00 95.92 100.00
 u_csb_buf 100.00 100.00
 u_csb_rst_scan_mux 64.81 100.00 44.44 50.00
 u_flash_readbuf_flip_pulse_sync 100.00 100.00 100.00 100.00 100.00
 u_flash_readbuf_watermark_pulse_sync 100.00 100.00 100.00 100.00 100.00
u_intr_cmdfifo_not_empty 100.00 100.00 100.00 100.00 100.00
u_intr_payload_not_empty 100.00 100.00 100.00 100.00 100.00
u_intr_payload_overflow 100.00 100.00 100.00 100.00 100.00
u_intr_readbuf_flip 100.00 100.00 100.00 100.00 100.00
u_intr_readbuf_watermark 100.00 100.00 100.00 100.00 100.00
u_intr_tpm_cmdaddr_notempty 100.00 100.00 100.00 100.00 100.00
u_intr_tpm_rdfifo_cmd_end 100.00 100.00 100.00 100.00 100.00
u_intr_tpm_rdfifo_drop 97.92 100.00 91.67 100.00 100.00
u_intr_upload_edge 100.00 100.00 100.00
u_jedec 99.38 100.00 100.00 100.00 96.88 100.00
u_p2s 84.73 100.00 71.43 67.50 100.00
 u_passthrough 89.62 92.20 89.22 75.00 91.67 100.00
 u_read_en_pipe_stg1 100.00 100.00 100.00
 u_read_en_pipe_stg2 100.00 100.00 100.00
 u_read_intercept_pipe_stg1 100.00 100.00 100.00
 u_read_intercept_pipe_stg2 100.00 100.00 100.00
 u_read_pipe_stg1 100.00 100.00 100.00
 u_read_pipe_stg2 100.00 100.00 100.00
 u_readcmd 89.30 93.62 90.32 87.50 84.15 90.91
 u_reg 99.64 99.53 99.33 100.00 99.35 100.00
u_s2p 86.75 100.00 78.57 68.42 100.00
u_scanmode_sync 100.00 100.00
 u_spi_tpm 92.74 99.28 85.25 91.67 95.32 92.16
 u_spid_addr_4b 86.34 97.59 77.78 95.00 75.00
 u_spid_csb_sync 96.97 100.00 100.00 90.91
 u_spid_dpram 93.75 100.00 75.00 100.00 100.00
 u_spid_status 99.11 100.00 97.83 98.63 100.00
 u_sys_csb_syncd 100.00 100.00 100.00
 u_sys_sram_arbiter 89.65 100.00 76.47 96.43 85.71
 u_sys_tpm_csb_sync 100.00 100.00 100.00
 u_tlul2sram_egress 71.25 81.97 59.04 63.33 80.65
 u_tlul2sram_ingress 83.94 85.66 71.22 78.89 100.00
 u_tpm_csb_buf 100.00 100.00
 u_tpm_csb_rst_scan_mux 64.81 100.00 44.44 50.00
 u_tpm_csb_rst_sync 70.83 88.89 44.44 100.00 50.00
 u_upload 90.79 98.60 71.95 100.00 94.12 89.29