Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : spid_csb_sync
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_spid_csb_sync 0.00 0.00 0.00 0.00
tb.dut.u_upload.u_sys_cmdfifo_set 0.00 0.00 0.00 0.00



Module Instance : tb.dut.u_spid_csb_sync

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
18.78 0.00 0.00 75.11 0.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_count_sync 0.00 0.00 0.00



Module Instance : tb.dut.u_upload.u_sys_cmdfifo_set

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
0.00 0.00 0.00 0.00 0.00 u_upload


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_count_sync 0.00 0.00 0.00

Line Coverage for Module : spid_csb_sync
Line No.TotalCoveredPercent
TOTAL1100.00
ALWAYS32400.00
ALWAYS44300.00
ALWAYS63300.00
CONT_ASSIGN70100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv' or '../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
32 0 1
33 0 1
35 0 1
36 0 1
==> MISSING_ELSE
44 0 1
45 0 1
47 0 1
63 0 1
64 0 1
66 0 1
70 0 1


Cond Coverage for Module : spid_csb_sync
TotalCoveredPercent
Conditions200.00
Logical200.00
Non-Logical00
Event00

 LINE       70
 EXPRESSION (sys_toggle != sys_toggle_last)
            ---------------1---------------
-1-StatusTests
0Not Covered
1Not Covered

Branch Coverage for Module : spid_csb_sync
Line No.TotalCoveredPercent
Branches 7 0 0.00
IF 32 3 0 0.00
IF 44 2 0 0.00
IF 63 2 0 0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv' or '../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 32 if ((!rst_ni)) -2-: 35 if (sck_pulse_en_i)

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 44 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 63 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered

Line Coverage for Instance : tb.dut.u_spid_csb_sync
Line No.TotalCoveredPercent
TOTAL1100.00
ALWAYS32400.00
ALWAYS44300.00
ALWAYS63300.00
CONT_ASSIGN70100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv' or '../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
32 0 1
33 0 1
35 0 1
36 0 1
==> MISSING_ELSE
44 0 1
45 0 1
47 0 1
63 0 1
64 0 1
66 0 1
70 0 1


Cond Coverage for Instance : tb.dut.u_spid_csb_sync
TotalCoveredPercent
Conditions200.00
Logical200.00
Non-Logical00
Event00

 LINE       70
 EXPRESSION (sys_toggle != sys_toggle_last)
            ---------------1---------------
-1-StatusTests
0Not Covered
1Not Covered

Branch Coverage for Instance : tb.dut.u_spid_csb_sync
Line No.TotalCoveredPercent
Branches 7 0 0.00
IF 32 3 0 0.00
IF 44 2 0 0.00
IF 63 2 0 0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv' or '../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 32 if ((!rst_ni)) -2-: 35 if (sck_pulse_en_i)

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 44 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 63 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered

Line Coverage for Instance : tb.dut.u_upload.u_sys_cmdfifo_set
Line No.TotalCoveredPercent
TOTAL1100.00
ALWAYS32400.00
ALWAYS44300.00
ALWAYS63300.00
CONT_ASSIGN70100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv' or '../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
32 0 1
33 0 1
35 0 1
36 0 1
==> MISSING_ELSE
44 0 1
45 0 1
47 0 1
63 0 1
64 0 1
66 0 1
70 0 1


Cond Coverage for Instance : tb.dut.u_upload.u_sys_cmdfifo_set
TotalCoveredPercent
Conditions200.00
Logical200.00
Non-Logical00
Event00

 LINE       70
 EXPRESSION (sys_toggle != sys_toggle_last)
            ---------------1---------------
-1-StatusTests
0Not Covered
1Not Covered

Branch Coverage for Instance : tb.dut.u_upload.u_sys_cmdfifo_set
Line No.TotalCoveredPercent
Branches 7 0 0.00
IF 32 3 0 0.00
IF 44 2 0 0.00
IF 63 2 0 0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv' or '../src/lowrisc_ip_spi_device_0.1/rtl/spid_csb_sync.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 32 if ((!rst_ni)) -2-: 35 if (sck_pulse_en_i)

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 44 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 63 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%