Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.97 99.19 94.27 99.72 100.00 96.03 99.12 97.44


Total tests in report: 1037
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
62.58 62.58 89.86 89.86 65.40 65.40 67.42 67.42 23.81 23.81 76.07 76.07 92.84 92.84 22.67 22.67 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_throughput_w_partial_write.2305048796
80.57 17.99 94.93 5.07 80.57 15.17 93.53 26.10 71.43 47.62 85.31 9.24 94.88 2.05 43.33 20.66 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.1226948038
85.47 4.90 97.47 2.53 83.89 3.32 95.87 2.34 80.95 9.52 90.28 4.98 95.91 1.02 53.93 10.60 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_sec_cm.3996909442
89.68 4.21 98.45 0.98 83.89 0.00 95.87 0.00 100.00 19.05 91.71 1.42 95.91 0.00 61.97 8.04 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_walk.2095222216
91.70 2.02 98.69 0.25 88.03 4.15 96.42 0.55 100.00 0.00 94.31 2.61 95.91 0.00 68.56 6.58 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_regwen.3695167534
92.98 1.28 98.86 0.16 89.45 1.42 98.66 2.24 100.00 0.00 95.26 0.95 96.05 0.15 72.58 4.02 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_lc_escalation.316968140
93.91 0.93 98.86 0.00 89.45 0.00 98.66 0.00 100.00 0.00 95.26 0.00 97.08 1.02 78.06 5.48 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_partial_access.3449398916
94.73 0.82 98.86 0.00 90.05 0.59 98.66 0.00 100.00 0.00 95.26 0.00 97.08 0.00 83.18 5.12 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_tl_intg_err.3329185414
95.44 0.71 98.86 0.00 90.05 0.00 98.73 0.07 100.00 0.00 95.26 0.00 97.08 0.00 88.12 4.94 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.2733566297
96.01 0.57 99.10 0.25 90.05 0.00 98.73 0.00 100.00 0.00 95.50 0.24 97.08 0.00 91.59 3.47 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access_b2b.3026221652
96.42 0.42 99.10 0.00 90.05 0.00 98.73 0.00 100.00 0.00 95.50 0.00 97.08 0.00 94.52 2.93 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_executable.144002614
96.61 0.19 99.10 0.00 90.17 0.12 98.73 0.00 100.00 0.00 95.97 0.47 97.81 0.73 94.52 0.00 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.574169782
96.79 0.18 99.10 0.00 90.17 0.00 98.79 0.07 100.00 0.00 95.97 0.00 98.98 1.17 94.52 0.00 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_passthru_mem_tl_intg_err.2145677875
96.95 0.16 99.18 0.08 90.17 0.00 99.62 0.83 100.00 0.00 96.21 0.24 98.98 0.00 94.52 0.00 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_ram_cfg.2323981611
97.11 0.16 99.18 0.00 90.17 0.00 99.62 0.00 100.00 0.00 96.21 0.00 98.98 0.00 95.61 1.10 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_regwen.3814616877
97.21 0.10 99.18 0.00 90.17 0.00 99.62 0.00 100.00 0.00 96.21 0.00 98.98 0.00 96.34 0.73 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_tl_intg_err.2963255261
97.28 0.07 99.18 0.00 90.64 0.47 99.62 0.00 100.00 0.00 96.21 0.00 98.98 0.00 96.34 0.00 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_all.3323085438
97.35 0.07 99.18 0.00 91.00 0.36 99.72 0.10 100.00 0.00 96.21 0.00 98.98 0.00 96.34 0.00 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_alert_test.3877271219
97.40 0.05 99.18 0.00 91.00 0.00 99.72 0.00 100.00 0.00 96.21 0.00 98.98 0.00 96.71 0.37 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_tl_intg_err.3425323777
97.45 0.05 99.18 0.00 91.00 0.00 99.72 0.00 100.00 0.00 96.21 0.00 98.98 0.00 97.07 0.37 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_all.1585500278
97.48 0.03 99.18 0.00 91.00 0.00 99.72 0.00 100.00 0.00 96.21 0.00 98.98 0.00 97.26 0.18 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_tl_intg_err.3166582220
97.50 0.03 99.18 0.00 91.00 0.00 99.72 0.00 100.00 0.00 96.21 0.00 98.98 0.00 97.44 0.18 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_multiple_keys.51733126
97.52 0.02 99.18 0.00 91.00 0.00 99.72 0.00 100.00 0.00 96.21 0.00 99.12 0.15 97.44 0.00 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_passthru_mem_tl_intg_err.354974839

Tests that do not contribute to grading

Name
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_aliasing.655567770
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.345359635
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.2003466891
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_mem_rw_with_rand_reset.3897991327
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_rw.97142950
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.1078002130
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_tl_errors.860698277
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.2459903253
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.952729335
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.4219161622
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.104493698
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_rw.379357024
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_passthru_mem_tl_intg_err.993523100
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.3439604373
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_tl_errors.3550779749
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_csr_mem_rw_with_rand_reset.3975286131
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_csr_rw.3292304036
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.174705479
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_tl_errors.1859103962
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.1824791189
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.2724052316
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_csr_rw.1431370230
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_passthru_mem_tl_intg_err.287311456
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.1809859493
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_tl_errors.2301908400
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.4172128977
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_csr_rw.3020743822
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_passthru_mem_tl_intg_err.1799633367
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.506900013
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_tl_errors.2981250294
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.1626215489
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.1476124245
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_csr_rw.3661061069
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_passthru_mem_tl_intg_err.2134372227
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.425055591
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_tl_errors.3127380492
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.2274771311
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.3946472328
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_csr_rw.2026829682
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_passthru_mem_tl_intg_err.3755086160
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.1772360056
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_tl_errors.3807715581
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.1115740066
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.2413906071
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_csr_rw.3213884818
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_passthru_mem_tl_intg_err.3074130405
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.1943007016
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_tl_errors.3938830653
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_tl_intg_err.211947629
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_csr_mem_rw_with_rand_reset.502307638
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_csr_rw.1007469774
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_passthru_mem_tl_intg_err.2899692177
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.61656787
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_tl_errors.330403753
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_tl_intg_err.4169972948
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_csr_mem_rw_with_rand_reset.3519697097
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_csr_rw.1038013071
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_passthru_mem_tl_intg_err.1897276867
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.3867972463
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_tl_errors.2535815564
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_tl_intg_err.48969630
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.4163000242
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_csr_rw.589360663
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_passthru_mem_tl_intg_err.1933348465
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.1974330404
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_tl_errors.3725230709
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.4184577962
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.2558004217
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_csr_rw.3961208808
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_passthru_mem_tl_intg_err.3425705785
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.1793423171
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_tl_errors.1191837576
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_tl_intg_err.1026756627
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.3813823814
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_bit_bash.148512946
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.2583973302
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.2578929023
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_rw.502589351
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_passthru_mem_tl_intg_err.1761319702
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.1045916888
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_tl_errors.4214829744
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.3677303469
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.2776504269
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.1644160710
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.2996077539
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.256091164
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_rw.754524794
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_passthru_mem_tl_intg_err.1148012747
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.3971760265
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_tl_errors.3906721029
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.2993510406
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.3875189540
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.1134706184
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.4106646104
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_rw.3429036498
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_passthru_mem_tl_intg_err.947626249
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.3376918818
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_tl_errors.1129833441
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.31934615
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.3357361515
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_csr_rw.3938304711
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_passthru_mem_tl_intg_err.1369798423
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.3479194807
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_tl_errors.257084268
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_tl_intg_err.3368910011
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.2800132476
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_csr_rw.2469801414
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_passthru_mem_tl_intg_err.2355532424
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.3013835218
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_tl_errors.755153297
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_tl_intg_err.641066875
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.1597820632
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_csr_rw.808866289
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_passthru_mem_tl_intg_err.1043688634
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.605113939
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_tl_errors.974361473
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.2700587847
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.3128383946
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_csr_rw.3959504862
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_passthru_mem_tl_intg_err.3416990492
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.411201220
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_tl_errors.1606238874
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_tl_intg_err.1132699062
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.1347658760
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_csr_rw.4095635454
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_passthru_mem_tl_intg_err.779417672
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.3736695840
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_tl_errors.1260394493
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_tl_intg_err.3415585784
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_access_during_key_req.2856442677
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_bijection.1064138072
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_executable.2416185711
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_lc_escalation.2848526651
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_max_throughput.3899351485
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_walk.2140109460
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access.1461031283
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access_b2b.1699140061
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_ram_cfg.3045059141
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_smoke.3102861224
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.3060517275
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_pipeline.1424254164
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_access_during_key_req.3170046823
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_alert_test.1677035959
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_bijection.2415995700
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_max_throughput.2376205564
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_partial_access.1023262321
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_walk.4124415843
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_multiple_keys.1810764892
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access.205667386
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_ram_cfg.809680447
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_regwen.179125221
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_sec_cm.138355213
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_smoke.3812472673
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_all.1987910296
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_pipeline.3010929913
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_throughput_w_partial_write.383444136
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_access_during_key_req.2689972810
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_alert_test.554014859
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_bijection.2415604031
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_executable.2397539428
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_lc_escalation.668991881
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_max_throughput.197939638
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_partial_access.2735587231
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_walk.4118629073
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_multiple_keys.2278859100
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access.962837848
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access_b2b.177631229
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_ram_cfg.3576255384
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_regwen.1932023909
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_smoke.2014837237
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_all.1098443719
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.1768360277
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_pipeline.1996261704
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_throughput_w_partial_write.4164773356
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_access_during_key_req.1482079753
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_alert_test.1319477137
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_bijection.1449527122
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_executable.4294136680
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_lc_escalation.1194897015
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_max_throughput.2890703831
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_partial_access.663723601
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_walk.2790572968
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_multiple_keys.1031351776
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access.280810787
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access_b2b.1893022680
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_ram_cfg.4175517071
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_regwen.696086990
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_smoke.567371369
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_all.3348080716
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.1665697351
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_pipeline.1301461364
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_throughput_w_partial_write.3959376103
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_access_during_key_req.3669590666
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_alert_test.3443626637
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_bijection.2596808085
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_executable.1536190855
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_lc_escalation.2154069572
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_max_throughput.272803445
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_partial_access.1255781997
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_walk.4067878884
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_multiple_keys.2824997864
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access.401914703
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access_b2b.711261870
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_ram_cfg.1556056422
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_regwen.2790054139
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_smoke.1464336842
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_all.1459659050
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.958644949
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_pipeline.2668074544
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_throughput_w_partial_write.3898385341
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_access_during_key_req.1460770273
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_alert_test.3088187660
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_bijection.3364221236
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_executable.1101727863
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_lc_escalation.808750464
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_max_throughput.2421908517
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_partial_access.2043930597
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_walk.3775961451
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_multiple_keys.1978640793
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access.2042661559
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access_b2b.4131082658
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_ram_cfg.188894391
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_regwen.2849294667
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_smoke.2031056717
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_all.3557488149
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.3189079220
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_pipeline.1748316378
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_throughput_w_partial_write.3552142525
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_access_during_key_req.3190065675
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_alert_test.197996163
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_bijection.1033773454
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_executable.1266833406
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_lc_escalation.58741685
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_max_throughput.1761056725
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_mem_partial_access.82901939
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_mem_walk.2762388542
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_multiple_keys.1857852891
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_partial_access.3232078969
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_partial_access_b2b.968261346
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_ram_cfg.674170396
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_regwen.2201343913
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_smoke.661710857
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_all.3496379017
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.4039951673
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_pipeline.272597777
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_throughput_w_partial_write.2263031209
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_access_during_key_req.1858692108
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_alert_test.3582094644
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_bijection.1249463703
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_executable.3987544981
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_lc_escalation.1239746337
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_max_throughput.4289527801
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_mem_partial_access.321201862
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_mem_walk.2724802853
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_multiple_keys.3038120640
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_partial_access.3336037499
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_partial_access_b2b.3213710198
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_ram_cfg.4214472175
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_regwen.3033330110
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_smoke.3272768670
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_stress_all.744124210
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.4111059654
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_stress_pipeline.2825463827
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_throughput_w_partial_write.2415128662
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_access_during_key_req.3252804536
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_alert_test.4208257301
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_executable.3307826674
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_lc_escalation.1970921282
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_max_throughput.3485859878
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_mem_partial_access.1235452098
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_mem_walk.3614081353
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_multiple_keys.3215261052
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_partial_access.4126098741
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_partial_access_b2b.1103753513
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_ram_cfg.367803560
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_regwen.802912973
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_smoke.2568723067
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_stress_all.545631753
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.1833570348
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_stress_pipeline.1762849319
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_throughput_w_partial_write.4068372117
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_access_during_key_req.2027915511
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_alert_test.2600240181
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_bijection.1456551964
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_executable.3948152402
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_lc_escalation.3431455744
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_max_throughput.466242349
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_mem_partial_access.2652710688
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_mem_walk.3164070110
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_multiple_keys.3191038886
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_partial_access.1799058655
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_partial_access_b2b.3837822900
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_ram_cfg.315256015
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_regwen.4170296825
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_smoke.3928702949
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_stress_all.3255095157
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.2396967532
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_stress_pipeline.821010208
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_throughput_w_partial_write.1177056201
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_access_during_key_req.4139729701
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_alert_test.1665417301
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_bijection.694931051
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_executable.3453467261
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_lc_escalation.79208834
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_max_throughput.2513412180
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_mem_partial_access.1985120975
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_mem_walk.1735109706
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_multiple_keys.4053257641
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_partial_access.2332332185
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_partial_access_b2b.222477456
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_ram_cfg.3457654464
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_regwen.298166661
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_smoke.1678653910
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_stress_all.1996174618
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.3717738035
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_stress_pipeline.229985733
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_throughput_w_partial_write.909189741
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_access_during_key_req.2536211822
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_alert_test.3677990068
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_bijection.372788491
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_executable.3675445826
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_lc_escalation.47171574
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_max_throughput.1935885434
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_mem_partial_access.2099644459
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_mem_walk.4263973314
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_multiple_keys.2957073488
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_partial_access.2141405154
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_partial_access_b2b.2543085427
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_ram_cfg.803646228
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_regwen.4202969515
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_smoke.2740001450
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_stress_all.3049196061
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.558791666
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_stress_pipeline.3157734798
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_throughput_w_partial_write.4081827486
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_access_during_key_req.2928173802
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_alert_test.1726873353
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_bijection.94922899
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_executable.1414872710
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_lc_escalation.1782441413
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_max_throughput.1406272245
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_partial_access.971867490
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_walk.1608276762
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_multiple_keys.3508819371
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access.2620890223
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access_b2b.3025158202
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_regwen.3314637606
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_sec_cm.1584963246
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_smoke.1986972001
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all.4082228556
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_pipeline.92061083
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_throughput_w_partial_write.4069408795
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_access_during_key_req.493176441
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_alert_test.1507384824
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_bijection.1974992372
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_executable.3559041306
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_lc_escalation.3480606825
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_max_throughput.1627483344
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_mem_partial_access.1401460988
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_mem_walk.3461666916
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_multiple_keys.1963559007
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_partial_access.2838216637
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_partial_access_b2b.3858074888
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_ram_cfg.2773521387
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_regwen.2279604881
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_smoke.3684503025
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_stress_all.3651061730
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.1574160961
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_stress_pipeline.2157836594
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_throughput_w_partial_write.1090649795
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_access_during_key_req.3613164533
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_alert_test.127577889
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_bijection.2199359755
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_executable.846402948
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_lc_escalation.1003734121
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_max_throughput.3373892734
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_mem_partial_access.2954461420
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_mem_walk.1844470171
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_multiple_keys.2748616922
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_partial_access.853871386
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_partial_access_b2b.382485006
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_ram_cfg.1092191036
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_regwen.3715780242
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_smoke.3517450479
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_stress_all.4034449660
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.140816137
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_stress_pipeline.4042492623
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_throughput_w_partial_write.2288520177
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_access_during_key_req.1778435216
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_alert_test.2884718540
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_bijection.1286119677
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_executable.4140457038
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_lc_escalation.526238836
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_max_throughput.2128869728
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_mem_partial_access.1874989378
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_mem_walk.3947244749
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_multiple_keys.3893880005
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_partial_access.915419571
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_partial_access_b2b.983447377
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_ram_cfg.233583343
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_regwen.3535791158
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_smoke.3555535094
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_stress_all.1654640628
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.3420653237
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_stress_pipeline.2551609448
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_throughput_w_partial_write.3637904945
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_access_during_key_req.842588947
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_alert_test.136464538
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_bijection.476477479
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_executable.2804006226
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_lc_escalation.243480211
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_max_throughput.1964010379
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_mem_partial_access.946381197
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_mem_walk.2718250810
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_multiple_keys.2872910985
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_partial_access.2820290404
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_partial_access_b2b.2004790299
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_ram_cfg.3722338029
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_regwen.1787835409
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_smoke.2157341508
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_stress_all.3839847526
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.1657200533
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_stress_pipeline.4135120305
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_throughput_w_partial_write.903532565
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_access_during_key_req.1095882721
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_alert_test.385449438
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_bijection.865882406
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_executable.3481322108
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_lc_escalation.563036331
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_max_throughput.117909444
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_mem_partial_access.453975629
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_mem_walk.3782055076
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_multiple_keys.92206422
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_partial_access.3163794330
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_partial_access_b2b.2278845168
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_ram_cfg.99922321
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_regwen.395182692
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_smoke.3594319012
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_stress_all.961724198
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.2127474856
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_stress_pipeline.1076645353
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_throughput_w_partial_write.3748190353
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_access_during_key_req.2596316249
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_alert_test.1860402011
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_bijection.2940971411
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_executable.656507433
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_lc_escalation.218326620
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_max_throughput.4241475024
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_mem_partial_access.2018010700
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_mem_walk.2772375056
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_multiple_keys.248753582
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_partial_access.3988819191
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_partial_access_b2b.663862137
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_ram_cfg.2262070271
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_regwen.3786266278
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_smoke.463527830
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_stress_all.2664848171
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.605625080
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_stress_pipeline.2501487864
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_throughput_w_partial_write.834439296
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_access_during_key_req.631344653
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_alert_test.2073183036
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_bijection.3254115687
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_executable.2758729692
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_lc_escalation.2501994577
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_max_throughput.2643353877
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_mem_partial_access.2766732401
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_mem_walk.3881704898
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_multiple_keys.492704299
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_partial_access.3314175206
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_partial_access_b2b.2334298206
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_ram_cfg.4041802864
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_regwen.3379236492
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_smoke.3861195226
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_stress_all.2137819621
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.126089994
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_stress_pipeline.467810062
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_throughput_w_partial_write.3366026660
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_access_during_key_req.3679278936
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_alert_test.2313411498
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_bijection.4236279907
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_executable.2720525576
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_lc_escalation.1941600020
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_max_throughput.3028638595
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_mem_partial_access.1224767351
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_mem_walk.2116832520
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_multiple_keys.2054784612
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_partial_access.1681036080
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_partial_access_b2b.247705788
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_ram_cfg.2810837028
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_regwen.2923483181
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_smoke.853929312
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_stress_all.3883046098
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.3070563653
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_stress_pipeline.3807141795
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_throughput_w_partial_write.1745148016
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_access_during_key_req.3321927413
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_alert_test.302105458
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_bijection.2387872264
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_executable.733787544
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_lc_escalation.245758132
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_max_throughput.3812653461
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_mem_partial_access.1822159352
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_mem_walk.2512736844
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_multiple_keys.2084437242
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_partial_access.4223986617
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_partial_access_b2b.983203420
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_ram_cfg.2081111118
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_regwen.2676359494
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_smoke.304555068
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_stress_all.1902551844
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.68704208
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_stress_pipeline.148697306
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_throughput_w_partial_write.684826074
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_access_during_key_req.2978741762
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_alert_test.3732837916
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_bijection.2333927701
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_executable.1868037134
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_lc_escalation.2789989749
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_max_throughput.2024710304
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_mem_partial_access.763559807
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_mem_walk.1175469137
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_multiple_keys.2787314153
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_partial_access.2786254310
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_partial_access_b2b.3462592051
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_ram_cfg.3033810681
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_regwen.4273596255
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_smoke.1732944139
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_stress_all.486239622
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.734126845
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_stress_pipeline.2887218235
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_throughput_w_partial_write.3806294463
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_access_during_key_req.596181140
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_alert_test.1664422961
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_bijection.2904367673
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_executable.807956843
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_lc_escalation.2326398486
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_max_throughput.2624427015
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_partial_access.3335341703
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_walk.3367023653
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_multiple_keys.514382712
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access.793385529
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access_b2b.3398428186
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_ram_cfg.574359996
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_regwen.2818573758
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_sec_cm.797353126
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_smoke.1922662202
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_all.67960539
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.595856000
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_pipeline.3663906688
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_throughput_w_partial_write.1502725123
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_access_during_key_req.1457170503
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_alert_test.4031103252
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_bijection.1501918919
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_executable.488142189
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_lc_escalation.2634197886
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_max_throughput.883869693
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_mem_partial_access.492201245
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_mem_walk.3320482921
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_multiple_keys.2986297558
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_partial_access.4283026114
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_partial_access_b2b.283630911
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_ram_cfg.3326507647
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_regwen.4035116169
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_smoke.2856263589
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_stress_all.1737348372
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.1388077259
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_stress_pipeline.3709250329
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_throughput_w_partial_write.3068239087
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_access_during_key_req.2813330558
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_alert_test.2937760682
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_bijection.1945907059
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_executable.2347944195
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_lc_escalation.2132293293
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_max_throughput.1988982264
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_mem_partial_access.873719249
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_mem_walk.3182059719
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_multiple_keys.2452376739
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_partial_access.2435935533
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_partial_access_b2b.2037379625
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_ram_cfg.952507383
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_regwen.1751995975
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_smoke.3024555522
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_stress_all.3298823452
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.2041530272
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_stress_pipeline.1652154653
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_throughput_w_partial_write.2354628112
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_access_during_key_req.3573124085
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_alert_test.69517734
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_bijection.1577000666
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_executable.1475593849
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_lc_escalation.910133628
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_max_throughput.407721751
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_mem_partial_access.983120165
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_mem_walk.3908273121
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_multiple_keys.700262372
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_partial_access.3744356078
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_partial_access_b2b.4042316389
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_ram_cfg.2169778024
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_regwen.430427539
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_smoke.632790382
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_stress_all.1674591928
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.3189236515
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_stress_pipeline.3396120548
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_throughput_w_partial_write.1125631907
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_access_during_key_req.3518913212
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_alert_test.3124306361
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_bijection.1398727583
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_executable.3486150593
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_lc_escalation.3980273423
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_max_throughput.3034757283
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_mem_partial_access.2748993520
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_mem_walk.2692822372
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_multiple_keys.3862207142
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_partial_access.502567439
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_partial_access_b2b.3181027070
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_ram_cfg.3951844161
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_regwen.1602014997
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_smoke.85294979
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_stress_all.1813122118
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.436044845
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_stress_pipeline.916994838
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_throughput_w_partial_write.4014749793
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_access_during_key_req.1804233027
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_alert_test.1295025813
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_bijection.2847197573
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_executable.2495510305
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_lc_escalation.320279480
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_max_throughput.668531195
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_mem_partial_access.3784765062
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_mem_walk.2012300636
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_multiple_keys.382902602
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_partial_access.4101344117
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_partial_access_b2b.681146977
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_ram_cfg.218383120
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_regwen.1856043838
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_smoke.2904154655
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_stress_all.2152578630
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.1770046352
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_stress_pipeline.4027772243
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_throughput_w_partial_write.485685737
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_access_during_key_req.312796143
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_alert_test.3569374804
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_bijection.1748937487
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_executable.1046759571
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_lc_escalation.2037612005
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_max_throughput.2352141805
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_mem_partial_access.611494094
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_mem_walk.2714077812
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_multiple_keys.1181515938
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_partial_access.2410374446
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_partial_access_b2b.1391376837
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_ram_cfg.2482739088
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_regwen.105712824
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_smoke.4132919792
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_stress_all.3729446117
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.3468493932
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_stress_pipeline.176234641
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_throughput_w_partial_write.3731342943
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_access_during_key_req.2385889666
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_alert_test.4285267881
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_bijection.1195675827
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_executable.1517341957
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_lc_escalation.1740000311
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_max_throughput.124863335
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_mem_partial_access.1446748292
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_mem_walk.1363767034
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_multiple_keys.3933986600
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_partial_access.2341919857
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_partial_access_b2b.720044888
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_ram_cfg.11457753
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_regwen.593883665
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_smoke.2737980813
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_stress_all.1569624805
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.641107236
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_stress_pipeline.1753546550
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_throughput_w_partial_write.88172359
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_access_during_key_req.2805791242
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_alert_test.2453833419
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_bijection.2872397328
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_executable.2259847523
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_lc_escalation.2592358802
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_max_throughput.2176197124
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_mem_partial_access.4122853427
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_mem_walk.1785580600
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_multiple_keys.3870541191
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_partial_access.2364678985
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_partial_access_b2b.2969254401
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_ram_cfg.1770466990
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_regwen.2502586147
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_smoke.1258555939
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_stress_all.1211761050
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_stress_pipeline.3742719955
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_throughput_w_partial_write.3803023507
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_access_during_key_req.2340321453
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_alert_test.278967748
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_bijection.525218134
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_executable.2100772271
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_lc_escalation.2912887979
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_max_throughput.1729726328
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_mem_partial_access.3628650444
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_mem_walk.1175942761
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_multiple_keys.3109091037
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_partial_access.3300607026
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_partial_access_b2b.4267072766
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_ram_cfg.455277003
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_regwen.3197208575
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_smoke.3833544635
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_stress_all.282659157
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.1834552721
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_stress_pipeline.3070965830
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_throughput_w_partial_write.2369087266
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_access_during_key_req.3020911220
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_alert_test.2101602895
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_bijection.752323693
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_executable.2196146730
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_lc_escalation.2286526414
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_max_throughput.1571792055
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_mem_partial_access.2368344322
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_mem_walk.3778852850
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_multiple_keys.1436810931
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_partial_access.1878210669
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_partial_access_b2b.2535756234
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_ram_cfg.2484920664
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_regwen.4214361359
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_smoke.3496633294
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_stress_all.802460953
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.3669697713
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_stress_pipeline.3566999637
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_throughput_w_partial_write.3746081578
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_access_during_key_req.4049079420
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_alert_test.3446160874
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_bijection.2321904780
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_executable.3103112323
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_lc_escalation.2995709662
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_max_throughput.4067190568
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_partial_access.6774441
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_walk.735174312
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_multiple_keys.2577821789
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access.772546648
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access_b2b.3467247307
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_ram_cfg.1524755773
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_regwen.864799721
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_sec_cm.3457436218
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_smoke.1416037777
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_all.2147145847
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.759894289
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_pipeline.1781634250
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_throughput_w_partial_write.1162007149
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_access_during_key_req.2166097545
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_alert_test.3795872899
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_bijection.3743682977
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_executable.1341722469
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_lc_escalation.597848962
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_max_throughput.837853357
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_mem_partial_access.1937819394
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_mem_walk.2921693741
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_multiple_keys.1014543179
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_partial_access.3278615348
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_partial_access_b2b.4217631185
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_ram_cfg.4058557252
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_regwen.3607645758
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_smoke.1392051760
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_stress_all.2326890936
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.245703104
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_stress_pipeline.2477962594
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_throughput_w_partial_write.3667887076
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_access_during_key_req.3302297579
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_alert_test.2921206944
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_bijection.1835371883
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_executable.539183479
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_lc_escalation.1231039427
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_max_throughput.2996630222
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_mem_partial_access.3882470442
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_mem_walk.1431281294
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_multiple_keys.1874703512
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_partial_access.3715650605
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_partial_access_b2b.912129065
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_ram_cfg.1706306428
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_regwen.1853628683
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_smoke.4118498906
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_stress_all.618648674
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.96921376
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_stress_pipeline.1255443712
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_throughput_w_partial_write.1621809583
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_access_during_key_req.4007097761
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_alert_test.3364006771
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_bijection.2561785171
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_executable.455897466
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_lc_escalation.524131191
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_max_throughput.852628713
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_mem_partial_access.2485650019
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_mem_walk.301298018
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_multiple_keys.2932357075
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_partial_access.2480617450
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_partial_access_b2b.621265271
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_ram_cfg.3338294299
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_regwen.3485052247
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_smoke.754957979
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_stress_all.548529887
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_stress_pipeline.2634155202
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_throughput_w_partial_write.95012621
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_access_during_key_req.1330349431
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_alert_test.35121261
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_bijection.550584059
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_executable.1008167950
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_lc_escalation.3178590543
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_max_throughput.4134122295
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_mem_partial_access.352242746
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_mem_walk.3000124863
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_multiple_keys.3525575789
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_partial_access.376681350
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_partial_access_b2b.3382946215
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_ram_cfg.2618392342
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_regwen.967575934
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_smoke.554821945
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_stress_all.1131797550
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.3749429518
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_stress_pipeline.2107844677
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_throughput_w_partial_write.1019286027
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_access_during_key_req.358436378
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_alert_test.1140038737
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_bijection.2756245834
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_executable.1107973520
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_lc_escalation.2248530962
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_max_throughput.986176123
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_mem_partial_access.1918332429
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_mem_walk.1093948825
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_multiple_keys.1930199732
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_partial_access.2247073778
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_partial_access_b2b.669355529
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_ram_cfg.4250955483
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_regwen.3149922066
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_smoke.2217829343
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_stress_all.2257502352
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.716591144
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_stress_pipeline.1270642347
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_throughput_w_partial_write.2524927477
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_access_during_key_req.1725812168
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_alert_test.2495965681
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_bijection.2260113331
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_executable.3346332326
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_lc_escalation.3137906021
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_max_throughput.3768018335
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_mem_partial_access.4072405745
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_mem_walk.1025515899
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_multiple_keys.5554838
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_partial_access_b2b.1687235333
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_ram_cfg.3815755252
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_regwen.780620358
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_smoke.3981982903
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_stress_all.1604859650
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.2623872359
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_stress_pipeline.3956751088
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_throughput_w_partial_write.2526368052
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_access_during_key_req.1849329098
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_alert_test.1037584278
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_bijection.3790175829
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_executable.1049736282
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_lc_escalation.1939882530
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_max_throughput.2698047092
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_mem_partial_access.3976087703
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_mem_walk.2916261934
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_multiple_keys.3284468813
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_partial_access.273352711
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_partial_access_b2b.3881207856
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_ram_cfg.2620661203
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_regwen.286928973
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_smoke.2958063002
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_stress_all.569511339
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.352915006
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_stress_pipeline.2805633045
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_throughput_w_partial_write.603824158
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_access_during_key_req.280043274
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_alert_test.3277445605
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_bijection.382128627
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_executable.2820663676
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_lc_escalation.2759454016
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_max_throughput.210870320
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_mem_partial_access.1843180137
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_mem_walk.301973885
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_multiple_keys.2400900779
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_partial_access.119552854
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_partial_access_b2b.310656774
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_ram_cfg.401919708
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_regwen.215748679
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_smoke.1504089339
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_stress_all.3324321050
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.3122670281
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_stress_pipeline.2533084726
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_throughput_w_partial_write.2729081965
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_access_during_key_req.3329014529
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_alert_test.4037841624
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_bijection.3337685652
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_executable.4288921066
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_lc_escalation.2135967747
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_max_throughput.900270705
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_mem_partial_access.4179985511
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_mem_walk.1037014007
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_multiple_keys.3839278128
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_partial_access.2412775329
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_partial_access_b2b.2006655751
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_ram_cfg.1487651062
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_regwen.697698719
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_smoke.3911992046
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_stress_all.2257280885
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.1794348239
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_stress_pipeline.1047857682
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_throughput_w_partial_write.3572848521
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_access_during_key_req.3401689624
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_alert_test.2748657225
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_bijection.2074281141
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_executable.659686821
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_lc_escalation.3221438317
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_max_throughput.3572230458
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_mem_partial_access.2837934770
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_mem_walk.1507602607
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_multiple_keys.302393712
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_partial_access.3566187558
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_partial_access_b2b.4094748846
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_ram_cfg.1449755334
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_regwen.370446376
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_smoke.3084128320
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_stress_all.959121801
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.4210790722
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_stress_pipeline.2842979186
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_throughput_w_partial_write.3645276734
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_access_during_key_req.2641421107
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_alert_test.836037177
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_bijection.1061792478
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_executable.1009873968
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_lc_escalation.1656436305
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_max_throughput.1060530686
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_partial_access.1445251310
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_multiple_keys.3701888145
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access.1790611219
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access_b2b.2320400491
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_ram_cfg.4095263162
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_regwen.3928609994
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_smoke.514680568
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.3272259886
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_pipeline.2713428604
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_throughput_w_partial_write.1484497649
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_access_during_key_req.2768406601
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_alert_test.3054870169
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_bijection.418586393
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_executable.2898329589
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_lc_escalation.1731814794
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_max_throughput.3924785761
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_partial_access.2607855397
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_walk.487501554
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_multiple_keys.3544244621
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access.1882253831
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access_b2b.234526020
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_ram_cfg.2970572224
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_regwen.210068195
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_smoke.458947673
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_all.1545495700
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.3361644989
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_pipeline.1433651499
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_throughput_w_partial_write.4055603600
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_access_during_key_req.3150509053
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_alert_test.1862066486
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_bijection.1127623934
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_executable.3871991889
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_lc_escalation.3772609208
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_max_throughput.1983999319
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_partial_access.3181056712
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_walk.542298793
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_multiple_keys.3588336660
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access.4000785047
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access_b2b.118535330
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_ram_cfg.261618021
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_regwen.4236373022
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_smoke.1559807477
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_all.3426073383
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.2694591827
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_pipeline.2261122493
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_throughput_w_partial_write.1959725099
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_access_during_key_req.232194596
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_alert_test.2493299544
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_bijection.3262364546
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_executable.3781899311
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_lc_escalation.3299851408
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_max_throughput.1002944477
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_partial_access.3075237352
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_walk.2010129983
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_multiple_keys.3636023211
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access.2969383586
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access_b2b.1466891868
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_ram_cfg.610927942
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_smoke.1064948068
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_all.295965877
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.2246955240
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_pipeline.1013685700
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_throughput_w_partial_write.2363184389
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_access_during_key_req.2187728126
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_alert_test.831635932
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_bijection.2892125115
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_executable.4099715562
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_lc_escalation.1251699936
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_max_throughput.3988064652
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_partial_access.3181087614
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_walk.1169653841
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_multiple_keys.3622075877
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access.1174923709
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access_b2b.1168015463
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_ram_cfg.2153376085
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_regwen.967144218
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_smoke.1221073947
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_all.2125750268
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.3772297132
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_pipeline.3474561260
/workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_throughput_w_partial_write.3408295099



Total test records in report: 1037
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_smoke.3102861224 Aug 23 12:53:06 PM UTC 24 Aug 23 12:53:17 PM UTC 24 6631014385 ps
T2 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_alert_test.3877271219 Aug 23 12:53:15 PM UTC 24 Aug 23 12:53:17 PM UTC 24 45583685 ps
T3 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_ram_cfg.3045059141 Aug 23 12:53:12 PM UTC 24 Aug 23 12:53:17 PM UTC 24 1408357036 ps
T4 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_throughput_w_partial_write.2305048796 Aug 23 12:53:09 PM UTC 24 Aug 23 12:53:17 PM UTC 24 2797243313 ps
T5 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_sec_cm.3996909442 Aug 23 12:53:15 PM UTC 24 Aug 23 12:53:18 PM UTC 24 200676608 ps
T8 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_max_throughput.3899351485 Aug 23 12:53:09 PM UTC 24 Aug 23 12:53:21 PM UTC 24 741378620 ps
T12 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access.205667386 Aug 23 12:53:18 PM UTC 24 Aug 23 12:53:28 PM UTC 24 3143919489 ps
T13 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_ram_cfg.809680447 Aug 23 12:53:26 PM UTC 24 Aug 23 12:53:31 PM UTC 24 1350845760 ps
T14 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access.1461031283 Aug 23 12:53:08 PM UTC 24 Aug 23 12:53:32 PM UTC 24 5233343255 ps
T11 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_smoke.3812472673 Aug 23 12:53:16 PM UTC 24 Aug 23 12:53:37 PM UTC 24 887494385 ps
T6 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_sec_cm.138355213 Aug 23 12:53:37 PM UTC 24 Aug 23 12:53:40 PM UTC 24 462384549 ps
T15 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_alert_test.1677035959 Aug 23 12:53:41 PM UTC 24 Aug 23 12:53:43 PM UTC 24 38703364 ps
T7 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_lc_escalation.2848526651 Aug 23 12:53:09 PM UTC 24 Aug 23 12:53:52 PM UTC 24 7947114591 ps
T33 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_smoke.1986972001 Aug 23 12:53:42 PM UTC 24 Aug 23 12:53:56 PM UTC 24 1054294611 ps
T9 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_lc_escalation.316968140 Aug 23 12:53:19 PM UTC 24 Aug 23 12:54:07 PM UTC 24 29506357641 ps
T34 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access.2620890223 Aug 23 12:53:57 PM UTC 24 Aug 23 12:54:16 PM UTC 24 2491927521 ps
T36 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_throughput_w_partial_write.383444136 Aug 23 12:53:19 PM UTC 24 Aug 23 12:54:19 PM UTC 24 3137378284 ps
T41 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_partial_access.3449398916 Aug 23 12:53:15 PM UTC 24 Aug 23 12:54:21 PM UTC 24 5774444403 ps
T54 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_max_throughput.2376205564 Aug 23 12:53:18 PM UTC 24 Aug 23 12:54:24 PM UTC 24 3177598215 ps
T29 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_throughput_w_partial_write.4069408795 Aug 23 12:54:17 PM UTC 24 Aug 23 12:54:26 PM UTC 24 721848128 ps
T27 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_executable.2416185711 Aug 23 12:53:11 PM UTC 24 Aug 23 12:54:42 PM UTC 24 5513237049 ps
T30 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_ram_cfg.2323981611 Aug 23 12:54:42 PM UTC 24 Aug 23 12:54:47 PM UTC 24 1250272465 ps
T10 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_lc_escalation.1782441413 Aug 23 12:54:20 PM UTC 24 Aug 23 12:54:49 PM UTC 24 15044435914 ps
T55 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_max_throughput.1406272245 Aug 23 12:54:11 PM UTC 24 Aug 23 12:54:54 PM UTC 24 1525632039 ps
T24 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.1226948038 Aug 23 12:53:31 PM UTC 24 Aug 23 12:54:57 PM UTC 24 7247935286 ps
T18 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_sec_cm.1584963246 Aug 23 12:54:58 PM UTC 24 Aug 23 12:55:01 PM UTC 24 261700311 ps
T16 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_alert_test.1726873353 Aug 23 12:55:01 PM UTC 24 Aug 23 12:55:03 PM UTC 24 19684757 ps
T28 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_executable.1414872710 Aug 23 12:54:25 PM UTC 24 Aug 23 12:55:04 PM UTC 24 4918154997 ps
T35 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_smoke.1922662202 Aug 23 12:55:03 PM UTC 24 Aug 23 12:55:12 PM UTC 24 2950481962 ps
T25 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.3060517275 Aug 23 12:53:15 PM UTC 24 Aug 23 12:55:14 PM UTC 24 2497614661 ps
T59 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_partial_access.1023262321 Aug 23 12:53:30 PM UTC 24 Aug 23 12:55:26 PM UTC 24 1601952211 ps
T72 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_multiple_keys.514382712 Aug 23 12:55:04 PM UTC 24 Aug 23 12:55:30 PM UTC 24 3605234343 ps
T73 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access.793385529 Aug 23 12:55:28 PM UTC 24 Aug 23 12:55:48 PM UTC 24 4426064908 ps
T42 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_walk.4124415843 Aug 23 12:53:29 PM UTC 24 Aug 23 12:55:49 PM UTC 24 6921935927 ps
T26 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.2733566297 Aug 23 12:54:50 PM UTC 24 Aug 23 12:55:51 PM UTC 24 4320320411 ps
T157 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_max_throughput.2624427015 Aug 23 12:55:49 PM UTC 24 Aug 23 12:56:10 PM UTC 24 737030757 ps
T20 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_regwen.3314637606 Aug 23 12:54:27 PM UTC 24 Aug 23 12:56:31 PM UTC 24 3751816390 ps
T162 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_throughput_w_partial_write.1502725123 Aug 23 12:55:50 PM UTC 24 Aug 23 12:56:38 PM UTC 24 1578684099 ps
T19 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_lc_escalation.2326398486 Aug 23 12:55:52 PM UTC 24 Aug 23 12:56:38 PM UTC 24 13086663130 ps
T84 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_partial_access.971867490 Aug 23 12:54:47 PM UTC 24 Aug 23 12:56:40 PM UTC 24 1593521054 ps
T163 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_ram_cfg.574359996 Aug 23 12:56:39 PM UTC 24 Aug 23 12:56:43 PM UTC 24 1355179650 ps
T111 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_pipeline.92061083 Aug 23 12:53:53 PM UTC 24 Aug 23 12:56:46 PM UTC 24 3140274994 ps
T66 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.595856000 Aug 23 12:56:47 PM UTC 24 Aug 23 12:56:57 PM UTC 24 972096370 ps
T40 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_regwen.3695167534 Aug 23 12:53:11 PM UTC 24 Aug 23 12:57:04 PM UTC 24 14957490618 ps
T31 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_sec_cm.797353126 Aug 23 12:57:04 PM UTC 24 Aug 23 12:57:07 PM UTC 24 493867294 ps
T17 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_alert_test.1664422961 Aug 23 12:57:07 PM UTC 24 Aug 23 12:57:09 PM UTC 24 43491863 ps
T112 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_pipeline.3010929913 Aug 23 12:53:18 PM UTC 24 Aug 23 12:57:19 PM UTC 24 33425455821 ps
T164 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_smoke.1416037777 Aug 23 12:57:09 PM UTC 24 Aug 23 12:57:21 PM UTC 24 13307303772 ps
T37 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_access_during_key_req.3170046823 Aug 23 12:53:21 PM UTC 24 Aug 23 12:57:27 PM UTC 24 5444036014 ps
T47 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_walk.2140109460 Aug 23 12:53:15 PM UTC 24 Aug 23 12:57:46 PM UTC 24 21011004494 ps
T165 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_multiple_keys.1810764892 Aug 23 12:53:17 PM UTC 24 Aug 23 12:58:07 PM UTC 24 9995673220 ps
T166 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_multiple_keys.51733126 Aug 23 12:53:07 PM UTC 24 Aug 23 12:58:07 PM UTC 24 11771683185 ps
T167 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access.772546648 Aug 23 12:57:47 PM UTC 24 Aug 23 12:58:10 PM UTC 24 3779167759 ps
T113 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access_b2b.3026221652 Aug 23 12:53:18 PM UTC 24 Aug 23 12:58:20 PM UTC 24 48123825020 ps
T168 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_multiple_keys.3508819371 Aug 23 12:53:44 PM UTC 24 Aug 23 12:58:27 PM UTC 24 26962094204 ps
T169 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_max_throughput.4067190568 Aug 23 12:58:08 PM UTC 24 Aug 23 12:58:30 PM UTC 24 761585354 ps
T170 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_lc_escalation.2995709662 Aug 23 12:58:21 PM UTC 24 Aug 23 12:58:31 PM UTC 24 2649942114 ps
T63 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_regwen.2818573758 Aug 23 12:56:39 PM UTC 24 Aug 23 12:58:41 PM UTC 24 6272909503 ps
T21 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_regwen.179125221 Aug 23 12:53:24 PM UTC 24 Aug 23 12:58:42 PM UTC 24 51271056945 ps
T171 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_throughput_w_partial_write.1162007149 Aug 23 12:58:11 PM UTC 24 Aug 23 12:58:43 PM UTC 24 3136347689 ps
T172 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_ram_cfg.1524755773 Aug 23 12:58:41 PM UTC 24 Aug 23 12:58:46 PM UTC 24 1612952663 ps
T114 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_pipeline.1424254164 Aug 23 12:53:08 PM UTC 24 Aug 23 12:59:03 PM UTC 24 4663053168 ps
T43 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_partial_access.3335341703 Aug 23 12:56:44 PM UTC 24 Aug 23 12:59:08 PM UTC 24 5236320429 ps
T32 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_sec_cm.3457436218 Aug 23 12:59:09 PM UTC 24 Aug 23 12:59:12 PM UTC 24 852359512 ps
T173 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_alert_test.3446160874 Aug 23 12:59:13 PM UTC 24 Aug 23 12:59:15 PM UTC 24 12619534 ps
T115 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access_b2b.3025158202 Aug 23 12:54:08 PM UTC 24 Aug 23 12:59:15 PM UTC 24 27316885636 ps
T174 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_smoke.514680568 Aug 23 12:59:16 PM UTC 24 Aug 23 12:59:36 PM UTC 24 9205622040 ps
T116 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access_b2b.3398428186 Aug 23 12:55:31 PM UTC 24 Aug 23 12:59:49 PM UTC 24 10454753840 ps
T117 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access_b2b.1699140061 Aug 23 12:53:08 PM UTC 24 Aug 23 12:59:56 PM UTC 24 47977011519 ps
T175 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_pipeline.3663906688 Aug 23 12:55:15 PM UTC 24 Aug 23 12:59:56 PM UTC 24 17687298056 ps
T44 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_walk.1608276762 Aug 23 12:54:47 PM UTC 24 Aug 23 12:59:56 PM UTC 24 20687756059 ps
T176 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_max_throughput.1060530686 Aug 23 12:59:57 PM UTC 24 Aug 23 01:00:10 PM UTC 24 3150750557 ps
T177 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access.1790611219 Aug 23 12:59:57 PM UTC 24 Aug 23 01:00:15 PM UTC 24 4533874331 ps
T92 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_partial_access.6774441 Aug 23 12:58:43 PM UTC 24 Aug 23 01:00:54 PM UTC 24 4391208200 ps
T52 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.759894289 Aug 23 12:58:46 PM UTC 24 Aug 23 01:00:56 PM UTC 24 2893567799 ps
T178 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_throughput_w_partial_write.1484497649 Aug 23 01:00:11 PM UTC 24 Aug 23 01:01:00 PM UTC 24 830415194 ps
T53 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_walk.3367023653 Aug 23 12:56:40 PM UTC 24 Aug 23 01:01:24 PM UTC 24 13827432651 ps
T23 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_lc_escalation.1656436305 Aug 23 01:00:16 PM UTC 24 Aug 23 01:01:28 PM UTC 24 12509163271 ps
T179 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_ram_cfg.4095263162 Aug 23 01:01:26 PM UTC 24 Aug 23 01:01:30 PM UTC 24 709621008 ps
T180 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access_b2b.3467247307 Aug 23 12:58:08 PM UTC 24 Aug 23 01:01:42 PM UTC 24 19738848043 ps
T67 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.3272259886 Aug 23 01:01:43 PM UTC 24 Aug 23 01:01:48 PM UTC 24 1575885567 ps
T38 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_access_during_key_req.2856442677 Aug 23 12:53:09 PM UTC 24 Aug 23 01:01:50 PM UTC 24 23734529767 ps
T127 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_pipeline.1781634250 Aug 23 12:57:28 PM UTC 24 Aug 23 01:01:51 PM UTC 24 5601322941 ps
T128 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_alert_test.836037177 Aug 23 01:01:51 PM UTC 24 Aug 23 01:01:52 PM UTC 24 43151123 ps
T129 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_pipeline.2713428604 Aug 23 12:59:50 PM UTC 24 Aug 23 01:01:55 PM UTC 24 20143179592 ps
T130 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_smoke.458947673 Aug 23 01:01:52 PM UTC 24 Aug 23 01:02:09 PM UTC 24 1957641626 ps
T131 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_executable.1009873968 Aug 23 01:00:56 PM UTC 24 Aug 23 01:02:10 PM UTC 24 39035256274 ps
T132 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access.1882253831 Aug 23 01:02:11 PM UTC 24 Aug 23 01:02:18 PM UTC 24 820292967 ps
T133 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_executable.3103112323 Aug 23 12:58:31 PM UTC 24 Aug 23 01:02:26 PM UTC 24 7483301634 ps
T134 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_multiple_keys.3701888145 Aug 23 12:59:17 PM UTC 24 Aug 23 01:02:34 PM UTC 24 3100979455 ps
T181 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_max_throughput.3924785761 Aug 23 01:02:26 PM UTC 24 Aug 23 01:02:36 PM UTC 24 717456185 ps
T182 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_throughput_w_partial_write.4055603600 Aug 23 01:02:35 PM UTC 24 Aug 23 01:02:47 PM UTC 24 2881655038 ps
T39 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_access_during_key_req.2928173802 Aug 23 12:54:22 PM UTC 24 Aug 23 01:02:51 PM UTC 24 10360992369 ps
T149 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_executable.144002614 Aug 23 12:53:21 PM UTC 24 Aug 23 01:03:14 PM UTC 24 29441979744 ps
T183 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_bijection.2904367673 Aug 23 12:55:13 PM UTC 24 Aug 23 01:03:34 PM UTC 24 16409083492 ps
T184 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_ram_cfg.2970572224 Aug 23 01:03:35 PM UTC 24 Aug 23 01:03:39 PM UTC 24 2814464304 ps
T135 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_lc_escalation.1731814794 Aug 23 01:02:37 PM UTC 24 Aug 23 01:03:41 PM UTC 24 19295738992 ps
T45 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_walk.735174312 Aug 23 12:58:42 PM UTC 24 Aug 23 01:03:51 PM UTC 24 20655468173 ps
T46 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_partial_access.1445251310 Aug 23 01:01:31 PM UTC 24 Aug 23 01:03:56 PM UTC 24 13981617512 ps
T185 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_walk.2095222216 Aug 23 01:01:30 PM UTC 24 Aug 23 01:04:03 PM UTC 24 10348815789 ps
T186 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_alert_test.3054870169 Aug 23 01:04:03 PM UTC 24 Aug 23 01:04:04 PM UTC 24 77992746 ps
T68 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.3361644989 Aug 23 01:03:52 PM UTC 24 Aug 23 01:04:12 PM UTC 24 1072298468 ps
T187 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_smoke.1559807477 Aug 23 01:04:05 PM UTC 24 Aug 23 01:04:25 PM UTC 24 3948978423 ps
T93 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_access_during_key_req.2641421107 Aug 23 01:00:55 PM UTC 24 Aug 23 01:04:28 PM UTC 24 8050850874 ps
T148 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_executable.807956843 Aug 23 12:56:32 PM UTC 24 Aug 23 01:04:50 PM UTC 24 30041905502 ps
T160 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_executable.2898329589 Aug 23 01:02:52 PM UTC 24 Aug 23 01:04:50 PM UTC 24 3236065362 ps
T188 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access.4000785047 Aug 23 01:04:51 PM UTC 24 Aug 23 01:05:01 PM UTC 24 457622346 ps
T189 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access_b2b.2320400491 Aug 23 12:59:57 PM UTC 24 Aug 23 01:05:38 PM UTC 24 6953130117 ps
T190 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_max_throughput.1983999319 Aug 23 01:05:01 PM UTC 24 Aug 23 01:05:50 PM UTC 24 898743762 ps
T191 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_throughput_w_partial_write.1959725099 Aug 23 01:05:39 PM UTC 24 Aug 23 01:06:06 PM UTC 24 6095215708 ps
T56 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_partial_access.2607855397 Aug 23 01:03:42 PM UTC 24 Aug 23 01:06:15 PM UTC 24 11015874801 ps
T22 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_regwen.864799721 Aug 23 12:58:31 PM UTC 24 Aug 23 01:06:31 PM UTC 24 2871710109 ps
T192 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_lc_escalation.3772609208 Aug 23 01:05:51 PM UTC 24 Aug 23 01:07:05 PM UTC 24 43908808785 ps
T193 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_ram_cfg.261618021 Aug 23 01:07:06 PM UTC 24 Aug 23 01:07:11 PM UTC 24 1407500699 ps
T194 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_pipeline.1433651499 Aug 23 01:02:10 PM UTC 24 Aug 23 01:07:24 PM UTC 24 38136988872 ps
T195 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_access_during_key_req.596181140 Aug 23 12:56:11 PM UTC 24 Aug 23 01:07:45 PM UTC 24 14348245149 ps
T69 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.2694591827 Aug 23 01:07:45 PM UTC 24 Aug 23 01:07:58 PM UTC 24 661334068 ps
T196 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all.4082228556 Aug 23 12:54:54 PM UTC 24 Aug 23 01:08:07 PM UTC 24 157438096573 ps
T197 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_alert_test.1862066486 Aug 23 01:08:07 PM UTC 24 Aug 23 01:08:09 PM UTC 24 36035337 ps
T198 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_pipeline.2261122493 Aug 23 01:04:29 PM UTC 24 Aug 23 01:08:15 PM UTC 24 15085388814 ps
T199 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_smoke.1064948068 Aug 23 01:08:09 PM UTC 24 Aug 23 01:08:25 PM UTC 24 1561892317 ps
T200 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_multiple_keys.3544244621 Aug 23 01:01:53 PM UTC 24 Aug 23 01:08:31 PM UTC 24 58414510269 ps
T201 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_walk.487501554 Aug 23 01:03:41 PM UTC 24 Aug 23 01:08:34 PM UTC 24 57548887737 ps
T202 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_access_during_key_req.4049079420 Aug 23 12:58:28 PM UTC 24 Aug 23 01:08:52 PM UTC 24 278709538048 ps
T203 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access.2969383586 Aug 23 01:08:35 PM UTC 24 Aug 23 01:09:00 PM UTC 24 3203967198 ps
T204 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_max_throughput.1002944477 Aug 23 01:09:01 PM UTC 24 Aug 23 01:09:12 PM UTC 24 1501944879 ps
T155 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access_b2b.234526020 Aug 23 01:02:19 PM UTC 24 Aug 23 01:09:22 PM UTC 24 174334292572 ps
T205 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_partial_access.3181056712 Aug 23 01:07:24 PM UTC 24 Aug 23 01:09:35 PM UTC 24 12867971997 ps
T158 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_all.3323085438 Aug 23 01:01:49 PM UTC 24 Aug 23 01:09:35 PM UTC 24 104601281744 ps
T206 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_walk.542298793 Aug 23 01:07:11 PM UTC 24 Aug 23 01:09:40 PM UTC 24 68969851446 ps
T207 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_throughput_w_partial_write.2363184389 Aug 23 01:09:13 PM UTC 24 Aug 23 01:09:46 PM UTC 24 764638328 ps
T208 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_multiple_keys.2577821789 Aug 23 12:57:20 PM UTC 24 Aug 23 01:09:50 PM UTC 24 137183102391 ps
T209 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_ram_cfg.610927942 Aug 23 01:09:47 PM UTC 24 Aug 23 01:09:51 PM UTC 24 720020113 ps
T210 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_bijection.1064138072 Aug 23 12:53:07 PM UTC 24 Aug 23 01:10:28 PM UTC 24 73647404930 ps
T211 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_lc_escalation.3299851408 Aug 23 01:09:23 PM UTC 24 Aug 23 01:10:37 PM UTC 24 37240089064 ps
T212 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_access_during_key_req.2768406601 Aug 23 01:02:47 PM UTC 24 Aug 23 01:10:50 PM UTC 24 23222118905 ps
T213 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_alert_test.2493299544 Aug 23 01:10:50 PM UTC 24 Aug 23 01:10:52 PM UTC 24 36275757 ps
T70 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.2246955240 Aug 23 01:10:29 PM UTC 24 Aug 23 01:10:57 PM UTC 24 3588247880 ps
T156 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access_b2b.118535330 Aug 23 01:04:51 PM UTC 24 Aug 23 01:10:57 PM UTC 24 19234258633 ps
T214 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_multiple_keys.3588336660 Aug 23 01:04:13 PM UTC 24 Aug 23 01:10:58 PM UTC 24 38670083428 ps
T215 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_smoke.1221073947 Aug 23 01:10:52 PM UTC 24 Aug 23 01:11:06 PM UTC 24 492876399 ps
T57 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_partial_access.3075237352 Aug 23 01:09:52 PM UTC 24 Aug 23 01:11:08 PM UTC 24 11472856117 ps
T216 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access.1174923709 Aug 23 01:11:07 PM UTC 24 Aug 23 01:11:26 PM UTC 24 4743268588 ps
T150 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_regwen.210068195 Aug 23 01:03:15 PM UTC 24 Aug 23 01:11:28 PM UTC 24 19367502076 ps
T217 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_walk.2010129983 Aug 23 01:09:51 PM UTC 24 Aug 23 01:11:38 PM UTC 24 5335742512 ps
T218 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_lc_escalation.1251699936 Aug 23 01:11:39 PM UTC 24 Aug 23 01:12:06 PM UTC 24 3458647368 ps
T219 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_access_during_key_req.232194596 Aug 23 01:09:36 PM UTC 24 Aug 23 01:12:13 PM UTC 24 21207502145 ps
T220 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_regwen.3928609994 Aug 23 01:01:01 PM UTC 24 Aug 23 01:12:15 PM UTC 24 35003639804 ps
T221 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_max_throughput.3988064652 Aug 23 01:11:27 PM UTC 24 Aug 23 01:12:15 PM UTC 24 1526740769 ps
T222 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_ram_cfg.2153376085 Aug 23 01:12:16 PM UTC 24 Aug 23 01:12:21 PM UTC 24 393583682 ps
T223 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_throughput_w_partial_write.3408295099 Aug 23 01:11:29 PM UTC 24 Aug 23 01:12:28 PM UTC 24 1632022317 ps
T224 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_partial_access.3181087614 Aug 23 01:12:28 PM UTC 24 Aug 23 01:13:27 PM UTC 24 1041830434 ps
T225 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_pipeline.1013685700 Aug 23 01:08:33 PM UTC 24 Aug 23 01:13:32 PM UTC 24 4464717691 ps
T151 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_executable.3871991889 Aug 23 01:06:16 PM UTC 24 Aug 23 01:13:39 PM UTC 24 7160288200 ps
T226 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_alert_test.831635932 Aug 23 01:13:40 PM UTC 24 Aug 23 01:13:41 PM UTC 24 40044266 ps
T227 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_smoke.2014837237 Aug 23 01:13:42 PM UTC 24 Aug 23 01:13:52 PM UTC 24 743102492 ps
T71 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.3772297132 Aug 23 01:13:28 PM UTC 24 Aug 23 01:14:05 PM UTC 24 2009832112 ps
T228 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access_b2b.1466891868 Aug 23 01:08:53 PM UTC 24 Aug 23 01:14:23 PM UTC 24 14282010125 ps
T229 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_multiple_keys.3636023211 Aug 23 01:08:15 PM UTC 24 Aug 23 01:14:27 PM UTC 24 32314708780 ps
T230 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_multiple_keys.3622075877 Aug 23 01:10:58 PM UTC 24 Aug 23 01:14:27 PM UTC 24 7273853556 ps
T231 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_access_during_key_req.3150509053 Aug 23 01:06:07 PM UTC 24 Aug 23 01:14:56 PM UTC 24 97182364128 ps
T161 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_regwen.3814616877 Aug 23 01:09:41 PM UTC 24 Aug 23 01:15:03 PM UTC 24 19626528888 ps
T232 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_max_throughput.197939638 Aug 23 01:14:56 PM UTC 24 Aug 23 01:15:04 PM UTC 24 796778805 ps
T233 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access.962837848 Aug 23 01:14:28 PM UTC 24 Aug 23 01:15:09 PM UTC 24 1830383552 ps
T234 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_pipeline.3474561260 Aug 23 01:10:59 PM UTC 24 Aug 23 01:15:13 PM UTC 24 4173167070 ps
T235 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_executable.2397539428 Aug 23 01:15:14 PM UTC 24 Aug 23 01:15:34 PM UTC 24 5566374564 ps
T236 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_throughput_w_partial_write.4164773356 Aug 23 01:15:04 PM UTC 24 Aug 23 01:15:46 PM UTC 24 3276048946 ps
T237 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_ram_cfg.3576255384 Aug 23 01:15:47 PM UTC 24 Aug 23 01:15:51 PM UTC 24 355704080 ps
T238 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_bijection.1127623934 Aug 23 01:04:25 PM UTC 24 Aug 23 01:16:29 PM UTC 24 26406514424 ps
T239 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_lc_escalation.668991881 Aug 23 01:15:04 PM UTC 24 Aug 23 01:16:37 PM UTC 24 55275879097 ps
T240 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_regwen.4236373022 Aug 23 01:06:32 PM UTC 24 Aug 23 01:16:40 PM UTC 24 8034850206 ps
T121 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.1768360277 Aug 23 01:16:37 PM UTC 24 Aug 23 01:16:47 PM UTC 24 592661944 ps
T241 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_alert_test.554014859 Aug 23 01:16:47 PM UTC 24 Aug 23 01:16:49 PM UTC 24 69794205 ps
T242 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_walk.1169653841 Aug 23 01:12:21 PM UTC 24 Aug 23 01:16:51 PM UTC 24 15715700488 ps
T243 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_smoke.567371369 Aug 23 01:16:49 PM UTC 24 Aug 23 01:16:53 PM UTC 24 359309565 ps
T244 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_bijection.2321904780 Aug 23 12:57:22 PM UTC 24 Aug 23 01:17:25 PM UTC 24 107665239553 ps
T152 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_regwen.967144218 Aug 23 01:12:15 PM UTC 24 Aug 23 01:17:32 PM UTC 24 9379259552 ps
T245 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access.280810787 Aug 23 01:17:32 PM UTC 24 Aug 23 01:17:43 PM UTC 24 2194294745 ps
T246 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_executable.4099715562 Aug 23 01:12:13 PM UTC 24 Aug 23 01:17:44 PM UTC 24 5513458900 ps
T247 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_max_throughput.2890703831 Aug 23 01:17:44 PM UTC 24 Aug 23 01:18:02 PM UTC 24 738548240 ps
T159 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access_b2b.1168015463 Aug 23 01:11:09 PM UTC 24 Aug 23 01:18:11 PM UTC 24 179605124785 ps
T248 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_lc_escalation.1194897015 Aug 23 01:18:12 PM UTC 24 Aug 23 01:18:26 PM UTC 24 24187870353 ps
T58 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_partial_access.2735587231 Aug 23 01:16:30 PM UTC 24 Aug 23 01:18:31 PM UTC 24 4967022658 ps
T249 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_throughput_w_partial_write.3959376103 Aug 23 01:18:03 PM UTC 24 Aug 23 01:18:41 PM UTC 24 762171037 ps
T250 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_bijection.94922899 Aug 23 12:53:44 PM UTC 24 Aug 23 01:19:37 PM UTC 24 307289641127 ps
T251 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_ram_cfg.4175517071 Aug 23 01:19:38 PM UTC 24 Aug 23 01:19:43 PM UTC 24 1356828254 ps
T252 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_multiple_keys.2278859100 Aug 23 01:13:53 PM UTC 24 Aug 23 01:20:15 PM UTC 24 5338928137 ps
T253 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_pipeline.1996261704 Aug 23 01:14:23 PM UTC 24 Aug 23 01:20:47 PM UTC 24 37248608788 ps
T254 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_walk.4118629073 Aug 23 01:15:52 PM UTC 24 Aug 23 01:20:59 PM UTC 24 20910627805 ps
T255 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_alert_test.1319477137 Aug 23 01:21:00 PM UTC 24 Aug 23 01:21:02 PM UTC 24 24901248 ps
T256 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_regwen.696086990 Aug 23 01:18:42 PM UTC 24 Aug 23 01:21:06 PM UTC 24 10889514082 ps
T51 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.1665697351 Aug 23 01:20:48 PM UTC 24 Aug 23 01:21:16 PM UTC 24 1051611102 ps
T257 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_smoke.1464336842 Aug 23 01:21:03 PM UTC 24 Aug 23 01:21:18 PM UTC 24 1637779567 ps
T258 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_bijection.418586393 Aug 23 01:01:56 PM UTC 24 Aug 23 01:21:19 PM UTC 24 60081299724 ps
T259 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_partial_access.663723601 Aug 23 01:20:15 PM UTC 24 Aug 23 01:21:20 PM UTC 24 1398938132 ps
T260 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_pipeline.1301461364 Aug 23 01:17:25 PM UTC 24 Aug 23 01:21:32 PM UTC 24 9351054520 ps
T261 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access.401914703 Aug 23 01:21:20 PM UTC 24 Aug 23 01:21:33 PM UTC 24 3633948310 ps
T262 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_walk.2790572968 Aug 23 01:19:44 PM UTC 24 Aug 23 01:22:07 PM UTC 24 32916157124 ps
T263 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access_b2b.177631229 Aug 23 01:14:28 PM UTC 24 Aug 23 01:22:10 PM UTC 24 23115471589 ps
T264 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_regwen.1932023909 Aug 23 01:15:35 PM UTC 24 Aug 23 01:22:11 PM UTC 24 11396609004 ps
T265 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_throughput_w_partial_write.3898385341 Aug 23 01:21:34 PM UTC 24 Aug 23 01:22:16 PM UTC 24 814966056 ps
T266 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_max_throughput.272803445 Aug 23 01:21:32 PM UTC 24 Aug 23 01:22:29 PM UTC 24 3059349015 ps
T267 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_ram_cfg.1556056422 Aug 23 01:22:30 PM UTC 24 Aug 23 01:22:35 PM UTC 24 1554589968 ps
T268 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_lc_escalation.2154069572 Aug 23 01:22:08 PM UTC 24 Aug 23 01:23:08 PM UTC 24 31076280531 ps
T269 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_access_during_key_req.2187728126 Aug 23 01:12:06 PM UTC 24 Aug 23 01:23:13 PM UTC 24 27259894204 ps
T270 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_pipeline.2668074544 Aug 23 01:21:19 PM UTC 24 Aug 23 01:23:36 PM UTC 24 3686397098 ps
T271 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.958644949 Aug 23 01:23:15 PM UTC 24 Aug 23 01:24:02 PM UTC 24 24059694231 ps
T272 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_alert_test.3443626637 Aug 23 01:24:03 PM UTC 24 Aug 23 01:24:04 PM UTC 24 24383915 ps
T273 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_partial_access.1255781997 Aug 23 01:23:10 PM UTC 24 Aug 23 01:24:20 PM UTC 24 3087044450 ps
T274 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_smoke.2031056717 Aug 23 01:24:05 PM UTC 24 Aug 23 01:24:39 PM UTC 24 1211655720 ps
T275 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_executable.4294136680 Aug 23 01:18:32 PM UTC 24 Aug 23 01:25:03 PM UTC 24 24654994266 ps
T276 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_executable.1536190855 Aug 23 01:22:12 PM UTC 24 Aug 23 01:26:34 PM UTC 24 86091282085 ps
T277 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access.2042661559 Aug 23 01:26:36 PM UTC 24 Aug 23 01:26:48 PM UTC 24 511729323 ps
T278 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_walk.4067878884 Aug 23 01:22:35 PM UTC 24 Aug 23 01:26:58 PM UTC 24 5416561540 ps
T279 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_max_throughput.2421908517 Aug 23 01:26:59 PM UTC 24 Aug 23 01:27:19 PM UTC 24 737355058 ps
T280 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access_b2b.1893022680 Aug 23 01:17:44 PM UTC 24 Aug 23 01:27:40 PM UTC 24 98590150991 ps
T281 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_throughput_w_partial_write.3552142525 Aug 23 01:27:20 PM UTC 24 Aug 23 01:27:44 PM UTC 24 2924693565 ps
T153 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_executable.3781899311 Aug 23 01:09:36 PM UTC 24 Aug 23 01:27:45 PM UTC 24 120640879224 ps
T282 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_regwen.2790054139 Aug 23 01:22:17 PM UTC 24 Aug 23 01:28:19 PM UTC 24 6771992715 ps
T283 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_lc_escalation.808750464 Aug 23 01:27:41 PM UTC 24 Aug 23 01:28:33 PM UTC 24 15106081610 ps
T284 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_ram_cfg.188894391 Aug 23 01:28:34 PM UTC 24 Aug 23 01:28:38 PM UTC 24 1363296426 ps
T285 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_access_during_key_req.1482079753 Aug 23 01:18:27 PM UTC 24 Aug 23 01:28:43 PM UTC 24 12731733157 ps
T286 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_pipeline.1748316378 Aug 23 01:25:04 PM UTC 24 Aug 23 01:28:52 PM UTC 24 23920529504 ps
T287 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_multiple_keys.1978640793 Aug 23 01:24:20 PM UTC 24 Aug 23 01:28:56 PM UTC 24 6725289249 ps
T122 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.3189079220 Aug 23 01:28:52 PM UTC 24 Aug 23 01:29:19 PM UTC 24 1556390857 ps
T288 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access_b2b.711261870 Aug 23 01:21:21 PM UTC 24 Aug 23 01:29:21 PM UTC 24 11878176684 ps
T289 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_access_during_key_req.3669590666 Aug 23 01:22:11 PM UTC 24 Aug 23 01:29:22 PM UTC 24 52809939428 ps
T290 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_alert_test.3088187660 Aug 23 01:29:20 PM UTC 24 Aug 23 01:29:22 PM UTC 24 63220517 ps
T291 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_smoke.661710857 Aug 23 01:29:23 PM UTC 24 Aug 23 01:29:33 PM UTC 24 689466329 ps
T292 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_multiple_keys.1031351776 Aug 23 01:16:52 PM UTC 24 Aug 23 01:29:45 PM UTC 24 19789727162 ps
T293 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_partial_access.2043930597 Aug 23 01:28:43 PM UTC 24 Aug 23 01:29:49 PM UTC 24 2708418678 ps
T294 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_bijection.3262364546 Aug 23 01:08:25 PM UTC 24 Aug 23 01:29:52 PM UTC 24 155753552322 ps
T295 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_partial_access.3232078969 Aug 23 01:29:46 PM UTC 24 Aug 23 01:29:53 PM UTC 24 1343310897 ps
T296 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_throughput_w_partial_write.2263031209 Aug 23 01:29:54 PM UTC 24 Aug 23 01:30:24 PM UTC 24 776029748 ps
T297 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_max_throughput.1761056725 Aug 23 01:29:53 PM UTC 24 Aug 23 01:30:33 PM UTC 24 772514047 ps
T298 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_walk.3775961451 Aug 23 01:28:39 PM UTC 24 Aug 23 01:30:52 PM UTC 24 10109890939 ps
T299 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_lc_escalation.58741685 Aug 23 01:30:25 PM UTC 24 Aug 23 01:31:04 PM UTC 24 6447976429 ps
T300 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_pipeline.272597777 Aug 23 01:29:34 PM UTC 24 Aug 23 01:31:50 PM UTC 24 4131373459 ps
T301 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_access_during_key_req.2689972810 Aug 23 01:15:09 PM UTC 24 Aug 23 01:31:51 PM UTC 24 21214914977 ps
T302 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_ram_cfg.674170396 Aug 23 01:31:51 PM UTC 24 Aug 23 01:31:55 PM UTC 24 1410149045 ps
T303 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_multiple_keys.2824997864 Aug 23 01:21:07 PM UTC 24 Aug 23 01:32:43 PM UTC 24 54121980176 ps
T123 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.4039951673 Aug 23 01:32:44 PM UTC 24 Aug 23 01:32:54 PM UTC 24 1003531363 ps
T304 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_executable.1101727863 Aug 23 01:27:46 PM UTC 24 Aug 23 01:33:08 PM UTC 24 11881915549 ps
T305 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access_b2b.4131082658 Aug 23 01:26:50 PM UTC 24 Aug 23 01:33:08 PM UTC 24 27280575434 ps
T306 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_alert_test.197996163 Aug 23 01:33:08 PM UTC 24 Aug 23 01:33:11 PM UTC 24 21712985 ps
T307 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_bijection.2415995700 Aug 23 12:53:18 PM UTC 24 Aug 23 01:33:20 PM UTC 24 194828467651 ps
T308 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_smoke.3272768670 Aug 23 01:33:09 PM UTC 24 Aug 23 01:33:26 PM UTC 24 953219997 ps
T309 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_mem_walk.2762388542 Aug 23 01:31:52 PM UTC 24 Aug 23 01:34:02 PM UTC 24 2771788485 ps
T310 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_mem_partial_access.82901939 Aug 23 01:31:57 PM UTC 24 Aug 23 01:34:25 PM UTC 24 21756433332 ps
T311 /workspaces/repo/scratch/os_regression_2024_08_22/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_partial_access.3336037499 Aug 23 01:34:02 PM UTC 24 Aug 23 01:34:25 PM UTC 24 8788668517 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%