Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.30 99.25 95.11 99.72 100.00 96.38 99.13 98.54


Total tests in report: 1035
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
73.05 73.05 91.95 91.95 78.32 78.32 92.36 92.36 23.81 23.81 82.84 82.84 93.47 93.47 48.63 48.63 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_regwen.32174703
85.04 11.99 96.81 4.86 81.64 3.32 92.36 0.00 90.48 66.67 90.44 7.60 94.92 1.45 48.63 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_partial_access.627004288
91.33 6.30 97.40 0.59 86.26 4.62 96.69 4.34 90.48 0.00 91.67 1.23 96.23 1.31 80.62 31.99 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.1420419965
94.25 2.92 98.74 1.34 89.45 3.20 98.04 1.34 100.00 9.52 94.85 3.19 96.95 0.73 81.72 1.10 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_sec_cm.1216247842
95.07 0.82 98.74 0.00 90.05 0.59 98.04 0.00 100.00 0.00 94.85 0.00 96.95 0.00 86.84 5.12 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_tl_intg_err.1697979153
95.77 0.70 98.91 0.17 91.35 1.30 98.31 0.28 100.00 0.00 95.83 0.98 96.95 0.00 89.03 2.19 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_lc_escalation.1274439327
96.36 0.59 99.16 0.25 91.35 0.00 98.31 0.00 100.00 0.00 96.08 0.25 97.10 0.15 92.50 3.47 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access_b2b.982530560
96.67 0.31 99.16 0.00 91.35 0.00 98.31 0.00 100.00 0.00 96.08 0.00 97.10 0.00 94.70 2.19 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_executable.639316131
96.87 0.20 99.16 0.00 91.47 0.12 98.31 0.00 100.00 0.00 96.57 0.49 97.68 0.58 94.88 0.18 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.2048471353
97.04 0.18 99.16 0.00 91.47 0.00 98.38 0.07 100.00 0.00 96.57 0.00 98.84 1.16 94.88 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_passthru_mem_tl_intg_err.1847484722
97.20 0.15 99.16 0.00 91.47 0.00 98.59 0.21 100.00 0.00 96.57 0.00 98.98 0.15 95.61 0.73 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_regwen.3081123946
97.33 0.13 99.25 0.08 91.47 0.00 99.41 0.83 100.00 0.00 96.57 0.00 98.98 0.00 95.61 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_ram_cfg.4062309626
97.43 0.10 99.25 0.00 91.47 0.00 99.41 0.00 100.00 0.00 96.57 0.00 98.98 0.00 96.34 0.73 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_tl_intg_err.2399608494
97.54 0.10 99.25 0.00 91.47 0.00 99.41 0.00 100.00 0.00 96.57 0.00 98.98 0.00 97.07 0.73 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_partial_access.3398164615
97.62 0.09 99.25 0.00 91.47 0.00 99.48 0.07 100.00 0.00 96.57 0.00 98.98 0.00 97.62 0.55 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_regwen.4035407622
97.70 0.07 99.25 0.00 91.82 0.36 99.62 0.14 100.00 0.00 96.57 0.00 98.98 0.00 97.62 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_alert_test.1400269205
97.75 0.05 99.25 0.00 91.82 0.00 99.62 0.00 100.00 0.00 96.57 0.00 98.98 0.00 97.99 0.37 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.2866102300
97.79 0.04 99.25 0.00 91.82 0.00 99.72 0.10 100.00 0.00 96.57 0.00 98.98 0.00 98.17 0.18 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.3890285459
97.81 0.03 99.25 0.00 91.82 0.00 99.72 0.00 100.00 0.00 96.57 0.00 98.98 0.00 98.35 0.18 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_tl_intg_err.4196173286
97.84 0.03 99.25 0.00 91.82 0.00 99.72 0.00 100.00 0.00 96.57 0.00 98.98 0.00 98.54 0.18 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_executable.3194193510
97.86 0.02 99.25 0.00 91.82 0.00 99.72 0.00 100.00 0.00 96.57 0.00 99.13 0.15 98.54 0.00 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_aliasing.3983213671

Tests that do not contribute to grading

Name   
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.2488085994
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.4049712122
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_mem_rw_with_rand_reset.2004696410
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_rw.1269522277
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.1722043626
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_tl_errors.1006951017
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.1103495017
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.99346315
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.612418180
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.1151067519
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_rw.212218727
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_passthru_mem_tl_intg_err.3862905283
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.3990721162
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_tl_errors.2722767548
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_tl_intg_err.98681754
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_csr_mem_rw_with_rand_reset.3388251509
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_csr_rw.1971764261
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_passthru_mem_tl_intg_err.405197783
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.4135373016
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_tl_errors.1287562527
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.2056839409
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.4083712058
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_csr_rw.289159245
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_passthru_mem_tl_intg_err.1797852802
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.847285500
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_tl_errors.2250082074
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_tl_intg_err.1578379614
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.4289539953
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_csr_rw.3493135872
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_passthru_mem_tl_intg_err.2862177497
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.488943314
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_tl_errors.684158370
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.1071594621
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_csr_rw.2466680680
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_passthru_mem_tl_intg_err.1079403259
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.1308792241
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_tl_errors.2884329723
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.3491851891
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.1251595406
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_csr_rw.2832499899
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_passthru_mem_tl_intg_err.3255450729
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.1724950723
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_tl_errors.2942922741
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.3139450468
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.3228485859
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_csr_rw.4201398740
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_passthru_mem_tl_intg_err.1242611727
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.3416304753
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_tl_errors.3782571438
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_tl_intg_err.301921113
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_csr_mem_rw_with_rand_reset.368953299
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_csr_rw.1744568330
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_passthru_mem_tl_intg_err.3700376026
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.2111894440
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_tl_errors.4072856189
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_tl_intg_err.1286844724
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_csr_mem_rw_with_rand_reset.1565814254
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_csr_rw.2512501898
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_passthru_mem_tl_intg_err.1111378378
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.3197485303
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_tl_errors.702682714
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.441657143
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_csr_rw.425318493
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_passthru_mem_tl_intg_err.142106018
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.69870410
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_tl_errors.289978509
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.1618288661
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.653100225
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_csr_rw.2015547686
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_passthru_mem_tl_intg_err.2553521777
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.687213457
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_tl_errors.4255365812
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.2812096768
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_bit_bash.3266496801
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.2031675686
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.1277874926
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_rw.3023635282
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_passthru_mem_tl_intg_err.3261696299
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.1455387086
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_tl_errors.1888152922
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.970660181
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.1856159583
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.163924749
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.2858232517
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.1555066900
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_rw.878482322
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_passthru_mem_tl_intg_err.185145772
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.845790704
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_tl_errors.234031204
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_tl_intg_err.2788175131
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.1783170075
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.2602552950
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.2159350917
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.3909951130
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_rw.677415442
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_passthru_mem_tl_intg_err.2047218668
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.2846073185
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_tl_errors.1134858726
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.678597880
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.1189138443
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_csr_rw.3067896195
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_passthru_mem_tl_intg_err.3073006767
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.1659874254
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_tl_errors.843849844
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_tl_intg_err.2851741884
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.1924284509
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_csr_rw.4187642747
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_passthru_mem_tl_intg_err.309918010
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.499823535
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_tl_errors.1636749542
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_tl_intg_err.1206928820
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.3451489357
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_csr_rw.2921484401
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_passthru_mem_tl_intg_err.3203493378
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.2108785277
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_tl_errors.46758628
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.3168498357
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.1488207192
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_csr_rw.1821736309
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_passthru_mem_tl_intg_err.4021074891
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.3307637870
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_tl_errors.1939517670
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_tl_intg_err.2241080323
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.159585992
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_csr_rw.427282600
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_passthru_mem_tl_intg_err.924363583
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.434207334
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_tl_errors.2853521575
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_tl_intg_err.1878582405
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_access_during_key_req.705700829
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_alert_test.501063473
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_bijection.277098962
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_executable.3376063963
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_lc_escalation.1503896149
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_max_throughput.3030257025
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_walk.321636676
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_multiple_keys.441285818
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access.1970600574
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_regwen.1994024370
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_smoke.718075837
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_all.1137725124
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_pipeline.1970891831
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_throughput_w_partial_write.1442137881
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_access_during_key_req.792965591
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_alert_test.3856626601
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_executable.64490228
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_lc_escalation.3178589369
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_max_throughput.3587134287
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_partial_access.3012359774
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_walk.268567260
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_multiple_keys.4067061837
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access.4102045835
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access_b2b.4109974841
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_ram_cfg.1322898274
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_regwen.1831851665
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_sec_cm.241818445
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_smoke.3078190740
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_all.1112768316
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.3284175235
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_pipeline.3105395646
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_throughput_w_partial_write.4210392260
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_access_during_key_req.3015154832
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_alert_test.221557856
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_bijection.2748544759
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_lc_escalation.1360310338
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_max_throughput.3261446010
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_partial_access.3481530385
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_walk.2724160428
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_multiple_keys.204821550
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access.54196650
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access_b2b.4235925650
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_ram_cfg.689921135
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_regwen.2093457881
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_smoke.2522195618
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_all.2360305539
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.923721167
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_pipeline.1804404466
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_throughput_w_partial_write.2226953007
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_access_during_key_req.1015351382
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_alert_test.2127297452
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_bijection.4227552162
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_executable.1451943842
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_lc_escalation.1155580904
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_max_throughput.2979177749
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_partial_access.1879576169
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_walk.2504007600
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_multiple_keys.29037335
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access.4139138739
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access_b2b.3308859046
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_ram_cfg.18421981
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_regwen.2200842365
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_smoke.272792911
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_all.1208195343
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2398281431
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_pipeline.1914728688
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_throughput_w_partial_write.3023177233
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_access_during_key_req.1697049173
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_alert_test.2266907704
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_bijection.1442724031
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_executable.1742798662
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_lc_escalation.2044400246
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_max_throughput.1880781451
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_partial_access.1039216221
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_walk.2124579128
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_multiple_keys.4136519383
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access.1426234619
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access_b2b.425779809
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_ram_cfg.659132498
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_regwen.3270138665
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_smoke.3998858220
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_all.1252360614
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.309075974
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_pipeline.3739726503
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_throughput_w_partial_write.535895889
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_access_during_key_req.2640801780
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_alert_test.3547625476
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_bijection.3206024852
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_executable.2589641912
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_lc_escalation.308530346
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_max_throughput.2126052257
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_partial_access.2323655061
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_walk.3910058220
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_multiple_keys.78159143
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access.3423176793
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access_b2b.3824931116
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_ram_cfg.2004668053
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_regwen.1390163341
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_smoke.730219413
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_all.1102814713
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.4004642823
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_pipeline.474592178
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_throughput_w_partial_write.771231200
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_access_during_key_req.4146517672
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_alert_test.2572638500
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_bijection.2097682864
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_executable.43948924
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_lc_escalation.3282248905
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_max_throughput.1247915589
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_mem_partial_access.3373096334
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_mem_walk.2395507246
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_multiple_keys.142903777
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_partial_access.92796464
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_partial_access_b2b.1404735117
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_ram_cfg.4115264888
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_regwen.2008546324
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_smoke.4053402839
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_all.2525216373
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.2360343636
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_pipeline.2653333140
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_throughput_w_partial_write.1703733166
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_access_during_key_req.1713619884
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_alert_test.3496271216
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_bijection.3081419647
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_executable.2027797839
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_lc_escalation.3091980283
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_max_throughput.2631632552
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_mem_partial_access.2237526669
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_mem_walk.254228210
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_multiple_keys.631708679
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_partial_access.818556391
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_partial_access_b2b.1109216475
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_ram_cfg.3652948199
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_smoke.3767418176
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_stress_all.3844834194
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.687422536
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_stress_pipeline.1180727226
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_throughput_w_partial_write.3036334954
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_access_during_key_req.2987369476
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_alert_test.556595456
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_bijection.3247538116
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_executable.4276443458
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_lc_escalation.1433679201
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_max_throughput.3474351484
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_mem_partial_access.1943332205
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_mem_walk.4104191668
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_multiple_keys.401950817
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_partial_access.94582141
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_partial_access_b2b.2550874518
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_ram_cfg.2297279190
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_regwen.2172705635
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_smoke.3942387174
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_stress_all.4124890905
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.2819782140
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_stress_pipeline.3312956257
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_throughput_w_partial_write.3027336126
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_access_during_key_req.3861951813
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_alert_test.2631757582
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_bijection.862267885
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_executable.2458497315
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_lc_escalation.4251404254
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_max_throughput.2475291766
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_mem_partial_access.519855399
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_mem_walk.1199790051
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_multiple_keys.2497689679
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_partial_access.143162453
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_partial_access_b2b.1866002610
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_ram_cfg.1155775190
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_regwen.1128870192
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_smoke.1010149526
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_stress_all.1193698236
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.2045157075
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_stress_pipeline.296634308
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/17.sram_ctrl_throughput_w_partial_write.1053684728
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_access_during_key_req.478466016
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_alert_test.62587790
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_bijection.1909278124
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_executable.1721497750
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_lc_escalation.2256868461
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_max_throughput.4022910197
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_mem_partial_access.3600250946
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_mem_walk.3467352709
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_multiple_keys.4023494794
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_partial_access.2693418065
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_partial_access_b2b.676830323
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_ram_cfg.2784990077
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_regwen.3622576345
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_smoke.1174263810
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_stress_all.3761808176
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.3686351086
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_stress_pipeline.2482324675
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/18.sram_ctrl_throughput_w_partial_write.3255945089
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_access_during_key_req.1245869248
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_alert_test.2231795071
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_bijection.430338343
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_executable.3152709632
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_lc_escalation.1322487128
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_max_throughput.2475752661
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_mem_partial_access.863181335
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_mem_walk.918002255
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_multiple_keys.1586463827
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_partial_access.2853251601
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_partial_access_b2b.730420141
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_ram_cfg.3705295916
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_regwen.3562749595
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_smoke.2766335263
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_stress_all.1396130880
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.2548965598
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_stress_pipeline.861655572
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/19.sram_ctrl_throughput_w_partial_write.2906785843
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_access_during_key_req.1480708457
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_bijection.646736546
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_executable.3659218322
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_lc_escalation.2012096892
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_max_throughput.1053105886
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_partial_access.4099398465
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_walk.670862081
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_multiple_keys.2493817214
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access.4010231935
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access_b2b.2995373409
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_ram_cfg.3688939770
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_regwen.3865408787
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_sec_cm.4164815287
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_smoke.2090336313
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all.137461623
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.3621732723
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_pipeline.1973205631
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_throughput_w_partial_write.519840050
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_access_during_key_req.698541599
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_alert_test.3467111462
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_bijection.3194761630
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_executable.2009357706
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_lc_escalation.3905085197
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_max_throughput.374484315
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_mem_partial_access.2040258189
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_mem_walk.2798795176
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_multiple_keys.2512678017
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_partial_access.879883558
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_partial_access_b2b.3515804738
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_ram_cfg.902169858
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_regwen.3302053861
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_smoke.627396352
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_stress_all.3512166307
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.4044653689
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_stress_pipeline.521408855
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/20.sram_ctrl_throughput_w_partial_write.3431293875
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_access_during_key_req.1416157213
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_alert_test.2638608306
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_bijection.1093436819
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_executable.938607074
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_lc_escalation.211797712
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_max_throughput.3492680161
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_mem_partial_access.410582706
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_mem_walk.155333728
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_multiple_keys.2089606333
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_partial_access.34528261
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_partial_access_b2b.1512001830
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_ram_cfg.3811447435
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_regwen.2631730018
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_smoke.108801939
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_stress_all.3124525210
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.4094789752
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_stress_pipeline.3958488644
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/21.sram_ctrl_throughput_w_partial_write.3379408500
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_access_during_key_req.4231601589
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_alert_test.142008410
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_bijection.2544724989
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_executable.2369646092
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_lc_escalation.3108461125
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_max_throughput.4119852239
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_mem_partial_access.583144590
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_mem_walk.948144980
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_multiple_keys.3549340571
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_partial_access.3474685893
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_partial_access_b2b.3086760699
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_ram_cfg.1336897112
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_regwen.3602084677
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_smoke.2653739286
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_stress_all.917684262
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.3997531238
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_stress_pipeline.168904754
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/22.sram_ctrl_throughput_w_partial_write.3647952516
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_access_during_key_req.2093614153
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_alert_test.4251987910
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_bijection.1802887865
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_executable.700367163
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_lc_escalation.4143248017
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_max_throughput.1321056581
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_mem_partial_access.3360754431
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_mem_walk.258397189
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_multiple_keys.1683906778
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_partial_access.3529729417
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_partial_access_b2b.2095027104
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_ram_cfg.952042269
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_regwen.1128899937
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_smoke.2502111893
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_stress_all.596192595
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.482358052
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_stress_pipeline.370352157
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/23.sram_ctrl_throughput_w_partial_write.4006389544
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_access_during_key_req.444233484
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_alert_test.696355288
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_bijection.1337489909
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_executable.2389565803
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_lc_escalation.3411827709
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_max_throughput.1277838650
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_mem_partial_access.1006557680
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_mem_walk.131985920
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_multiple_keys.1028735267
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_partial_access.4283393751
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_partial_access_b2b.469860291
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_ram_cfg.3636019825
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_regwen.4220480479
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_smoke.3209009909
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_stress_all.2348117415
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.637946481
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_stress_pipeline.2475962939
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/24.sram_ctrl_throughput_w_partial_write.1164335778
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_access_during_key_req.1581129390
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_alert_test.3125599107
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_bijection.4014282499
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_executable.3033241225
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_lc_escalation.1065358145
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_max_throughput.1410386050
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_mem_partial_access.110168117
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_mem_walk.1958410344
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_multiple_keys.2638590009
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_partial_access.2908704881
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_partial_access_b2b.1729416200
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_ram_cfg.3287746071
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_regwen.3716022638
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_smoke.277043876
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_stress_all.1542042203
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.1171365480
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_stress_pipeline.3827580949
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/25.sram_ctrl_throughput_w_partial_write.909732506
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_access_during_key_req.1968973293
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_alert_test.3923467014
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_bijection.3710488705
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_executable.4172046196
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_lc_escalation.2692220235
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_max_throughput.3482698064
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_mem_partial_access.2958813235
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_mem_walk.683879301
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_multiple_keys.776353961
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_partial_access.3197552403
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_partial_access_b2b.4928720
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_ram_cfg.3559563908
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_regwen.926238665
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_smoke.739218156
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_stress_all.1721106829
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.4244552799
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_stress_pipeline.1221428501
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/26.sram_ctrl_throughput_w_partial_write.3067344969
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_access_during_key_req.1477717609
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_alert_test.4175414507
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_bijection.2003752138
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_executable.430240861
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_lc_escalation.1552644637
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_max_throughput.1408841687
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_mem_partial_access.3272615581
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_mem_walk.3332594609
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_multiple_keys.2921608822
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_partial_access.3677234221
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_partial_access_b2b.2050996876
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_ram_cfg.4166279153
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_regwen.542433626
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_smoke.2992807250
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_stress_all.2321077121
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.4129834003
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_stress_pipeline.3446084895
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/27.sram_ctrl_throughput_w_partial_write.737354965
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_access_during_key_req.4267755412
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_alert_test.165175382
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_bijection.3223150884
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_executable.954979336
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_lc_escalation.310106194
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_max_throughput.3916688109
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_mem_partial_access.3914304879
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_mem_walk.2627275958
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_multiple_keys.2688970318
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_partial_access.3601279304
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_partial_access_b2b.2407672451
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_ram_cfg.385870033
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_regwen.385125415
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_smoke.990606263
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_stress_all.2121410533
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.2549334039
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_stress_pipeline.881315488
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/28.sram_ctrl_throughput_w_partial_write.2170607687
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_access_during_key_req.3486738631
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_alert_test.3539534720
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_bijection.1277628253
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_executable.3221393569
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_lc_escalation.3722507966
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_max_throughput.3515240350
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_mem_partial_access.1199001229
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_mem_walk.600744308
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_multiple_keys.1198044981
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_partial_access.1720329834
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_partial_access_b2b.2217622237
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_ram_cfg.162779093
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_regwen.2857025372
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_smoke.4244226276
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_stress_all.208459354
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.1092188242
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_stress_pipeline.2754359383
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/29.sram_ctrl_throughput_w_partial_write.3202901797
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_access_during_key_req.3652882500
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_alert_test.2183900896
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_bijection.721856272
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_executable.860783243
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_lc_escalation.2238296506
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_max_throughput.3962174121
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_partial_access.3485515490
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_walk.3793073929
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_multiple_keys.923400059
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access.2267611786
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access_b2b.2300984441
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_ram_cfg.2497878509
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_regwen.2731356140
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_sec_cm.2501857369
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_smoke.1822301058
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_all.1035599286
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.3127185728
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_pipeline.3021160289
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_throughput_w_partial_write.657609250
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_access_during_key_req.1311631179
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_alert_test.1865548535
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_bijection.1033249070
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_executable.790590595
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_lc_escalation.484138839
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_max_throughput.757835966
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_mem_partial_access.2801886249
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_mem_walk.1855191937
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_multiple_keys.4002244460
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_partial_access.3267813881
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_partial_access_b2b.3187335409
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_ram_cfg.723700885
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_regwen.2657284710
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_smoke.3563334489
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.2088047053
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_stress_pipeline.4117805568
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/30.sram_ctrl_throughput_w_partial_write.1026895004
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_access_during_key_req.1890211778
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_alert_test.3382747294
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_bijection.4213571900
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_executable.2834181543
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_lc_escalation.2031898538
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_max_throughput.1874228102
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_mem_partial_access.2249519452
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_mem_walk.1744190206
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_multiple_keys.3818759592
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_partial_access.950522243
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_partial_access_b2b.670914470
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_ram_cfg.359407938
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_regwen.4062651329
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_smoke.3569395066
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_stress_all.2126566446
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.1459513310
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_stress_pipeline.3974586758
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/31.sram_ctrl_throughput_w_partial_write.2133717342
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_access_during_key_req.3352284508
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_alert_test.579946160
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_bijection.2636449934
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_executable.3450753783
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_lc_escalation.340520419
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_max_throughput.1063774680
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_mem_partial_access.308477842
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_mem_walk.3412074569
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_multiple_keys.1505725011
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_partial_access.2454130924
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_partial_access_b2b.826110302
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_ram_cfg.2963103009
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_regwen.3854608721
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_smoke.947627839
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_stress_all.1575465526
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.541476401
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_stress_pipeline.2455517142
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/32.sram_ctrl_throughput_w_partial_write.2924842129
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_access_during_key_req.2350621505
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_alert_test.473278546
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_bijection.303937594
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_executable.3544994349
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_lc_escalation.3901420167
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_max_throughput.1634817996
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_mem_partial_access.921022010
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_mem_walk.2053027499
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_multiple_keys.2929079824
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_partial_access.3775856201
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_partial_access_b2b.3395862032
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_ram_cfg.2817283425
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_regwen.202979145
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_smoke.1050236289
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_stress_all.1059976138
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.1234340270
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_stress_pipeline.2810193218
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/33.sram_ctrl_throughput_w_partial_write.1871131813
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_access_during_key_req.197701984
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_alert_test.3711321692
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_bijection.2737884697
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_executable.1592441345
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_lc_escalation.3955935870
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_max_throughput.2488929379
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_mem_partial_access.246660204
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_mem_walk.893077416
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_multiple_keys.460498223
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_partial_access.3586747573
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_partial_access_b2b.3155561224
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_ram_cfg.2394667089
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_regwen.3078103349
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_smoke.2991533466
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_stress_all.2065429974
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.2147445157
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_stress_pipeline.2713391875
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/34.sram_ctrl_throughput_w_partial_write.3842067063
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_access_during_key_req.3425656717
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_alert_test.659130562
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_bijection.1257240608
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_executable.1857898730
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_lc_escalation.2108970614
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_max_throughput.3626744928
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_mem_partial_access.547721801
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_mem_walk.2088822216
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_multiple_keys.4011671490
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_partial_access.207547630
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_partial_access_b2b.3177129922
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_ram_cfg.4228205333
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_regwen.4271164765
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_smoke.3310927227
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_stress_all.956972968
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.2490112002
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_stress_pipeline.194484526
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/35.sram_ctrl_throughput_w_partial_write.2015135302
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_access_during_key_req.1837808325
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_alert_test.881459443
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_executable.2560937442
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_lc_escalation.2840687248
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_max_throughput.1437984783
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_mem_partial_access.2068803729
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_mem_walk.2812145066
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_multiple_keys.789067269
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_partial_access.1625761739
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_partial_access_b2b.1856504553
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_ram_cfg.3663130631
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_regwen.1682233157
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_smoke.1730598773
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_stress_all.2194801973
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.463932062
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_stress_pipeline.517270577
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/36.sram_ctrl_throughput_w_partial_write.2445876292
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_access_during_key_req.4193089981
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_alert_test.3981147395
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_bijection.754788592
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_executable.2803114096
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_lc_escalation.2945684601
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_max_throughput.805939983
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_mem_partial_access.2632811198
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_mem_walk.1167688376
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_multiple_keys.1610045325
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_partial_access.2791398020
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_partial_access_b2b.3189665605
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_ram_cfg.743546484
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_regwen.1163430054
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_smoke.2693254298
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_stress_all.892516415
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.3760102566
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_stress_pipeline.1748190766
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/37.sram_ctrl_throughput_w_partial_write.3857212345
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_access_during_key_req.3752333555
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_alert_test.2450381314
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_bijection.2073444770
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_executable.1058721163
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_lc_escalation.1503771255
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_max_throughput.3081375601
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_mem_partial_access.3942741714
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_mem_walk.3344784695
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_multiple_keys.802337493
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_partial_access.3246196714
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_partial_access_b2b.3263881183
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_ram_cfg.1681043305
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_regwen.1641520412
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_smoke.2831235897
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_stress_all.342757866
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.4145984765
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_stress_pipeline.142571949
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/38.sram_ctrl_throughput_w_partial_write.1265254593
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_access_during_key_req.1184427531
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_alert_test.1411005953
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_bijection.467521940
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_executable.3712110214
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_lc_escalation.354712634
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_max_throughput.2768314164
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_mem_partial_access.2604022422
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_mem_walk.3002857905
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_multiple_keys.3767119828
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_partial_access.4284079589
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_partial_access_b2b.3730814564
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_ram_cfg.3281165543
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_regwen.2907206879
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_smoke.1341356910
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_stress_all.1207361691
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.2718045963
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_stress_pipeline.2225703853
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/39.sram_ctrl_throughput_w_partial_write.3137641648
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_access_during_key_req.1428249027
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_alert_test.2170845304
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_bijection.2735248785
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_executable.4025671417
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_lc_escalation.1212942045
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_max_throughput.3773545224
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_walk.3283534199
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_multiple_keys.1569050706
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access.1868900154
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access_b2b.3242359405
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_ram_cfg.1194454685
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_regwen.3400676183
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_sec_cm.1643644476
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_smoke.1025884840
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_all.4222358378
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_pipeline.3673359321
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_throughput_w_partial_write.3002828932
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_access_during_key_req.2991614669
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_alert_test.3685784539
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_bijection.3450251617
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_executable.818501692
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_lc_escalation.3248285157
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_max_throughput.1091979280
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_mem_partial_access.1089505672
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_mem_walk.3823171297
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_multiple_keys.3691259603
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_partial_access.1154724785
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_partial_access_b2b.2446907968
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_ram_cfg.2335183561
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_regwen.3266941323
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_smoke.1846500415
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_stress_all.658280984
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.2505553754
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_stress_pipeline.3024032185
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/40.sram_ctrl_throughput_w_partial_write.2763838600
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_access_during_key_req.3815579234
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_alert_test.451321582
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_bijection.556631070
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_executable.1207807073
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_lc_escalation.2020647172
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_max_throughput.1085321693
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_mem_partial_access.1343368923
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_mem_walk.2040581841
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_multiple_keys.3254422827
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_partial_access.1489891163
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_partial_access_b2b.2082123826
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_ram_cfg.79466196
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_regwen.4192693791
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_smoke.776278695
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_stress_all.3506794094
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.484732748
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_stress_pipeline.2988800581
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/41.sram_ctrl_throughput_w_partial_write.402665625
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_access_during_key_req.783403159
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_alert_test.2598026983
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_bijection.773360965
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_lc_escalation.1228969792
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_max_throughput.1195260776
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_mem_partial_access.191555444
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_mem_walk.4195924577
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_multiple_keys.1631922068
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_partial_access.1533717990
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_partial_access_b2b.3898764842
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_ram_cfg.1046637929
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_regwen.3332573032
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_smoke.3376001617
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_stress_all.237959452
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.1760468395
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_stress_pipeline.4029920575
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/42.sram_ctrl_throughput_w_partial_write.1958392364
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_access_during_key_req.3538967912
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_alert_test.3669472601
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_bijection.2278585667
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_executable.2760057023
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_lc_escalation.1150931569
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_max_throughput.1306531256
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_mem_partial_access.638801300
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_mem_walk.3286941024
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_multiple_keys.1790890820
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_partial_access.96005683
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_partial_access_b2b.4151229120
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_ram_cfg.3766059775
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_regwen.3663435585
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_smoke.1556895148
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_stress_all.3590368190
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.1925447069
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_stress_pipeline.215615546
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/43.sram_ctrl_throughput_w_partial_write.4029803172
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_access_during_key_req.664761069
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_alert_test.2221664383
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_bijection.3330369534
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_executable.3656826181
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_lc_escalation.2757013635
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_max_throughput.2375580388
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_mem_partial_access.1335664626
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_mem_walk.326198648
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_multiple_keys.1684692713
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_partial_access.2836918071
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_partial_access_b2b.4039180171
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_ram_cfg.1077432848
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_regwen.2852818270
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_smoke.947587633
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_stress_all.1861721545
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.3934450818
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_stress_pipeline.3394766455
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/44.sram_ctrl_throughput_w_partial_write.4248535185
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_access_during_key_req.3272131746
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_alert_test.866103122
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_bijection.1728934130
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_executable.3057147991
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_lc_escalation.3221800064
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_max_throughput.1598299963
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_mem_partial_access.2640185553
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_mem_walk.4272598073
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_multiple_keys.3152594464
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_partial_access.2735427309
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_partial_access_b2b.2440226869
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_ram_cfg.1168053459
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_regwen.566300597
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_smoke.2285112256
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_stress_all.2061781006
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.1321544083
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_stress_pipeline.3564082343
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/45.sram_ctrl_throughput_w_partial_write.1041441500
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_access_during_key_req.3186428288
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_alert_test.2571725010
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_bijection.543040259
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_executable.1121463823
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_lc_escalation.201614487
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_max_throughput.2933972835
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_mem_partial_access.463837551
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_mem_walk.3479753276
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_multiple_keys.3089753232
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_partial_access.2796173471
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_partial_access_b2b.2277844155
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_ram_cfg.3563072472
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_regwen.3833249636
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_smoke.921940523
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_stress_all.1558273065
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.3771886580
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_stress_pipeline.4136761447
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/46.sram_ctrl_throughput_w_partial_write.2118365186
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_access_during_key_req.2059429795
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_alert_test.2600073746
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_bijection.1078592062
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_executable.3143234631
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_lc_escalation.2772772957
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_max_throughput.4261915208
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_mem_partial_access.3639968343
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_mem_walk.3833838531
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_partial_access.3532527788
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_partial_access_b2b.1398072943
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_ram_cfg.129741684
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_regwen.965843808
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_smoke.3890658717
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_stress_all.3202464902
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.3169207409
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_stress_pipeline.4159355350
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/47.sram_ctrl_throughput_w_partial_write.2602705275
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_access_during_key_req.2081890834
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_alert_test.2579573326
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_bijection.2926263319
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_executable.305926736
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_lc_escalation.3622803613
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_max_throughput.3640305419
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_mem_partial_access.3084595050
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_mem_walk.1840358888
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_multiple_keys.508547497
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_partial_access.3975674778
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_partial_access_b2b.3146387769
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_ram_cfg.1771804620
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_regwen.3603416700
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_smoke.1685367910
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_stress_all.3117880201
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.3314621870
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_stress_pipeline.2010911763
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/48.sram_ctrl_throughput_w_partial_write.3144118573
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_access_during_key_req.1446456195
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_alert_test.2606423867
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_bijection.1479620257
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_executable.501219355
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_lc_escalation.2512382686
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_max_throughput.3047781002
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_mem_partial_access.3781711239
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_mem_walk.1594414782
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_multiple_keys.4136641872
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_partial_access.2195965008
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_partial_access_b2b.1283108472
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_ram_cfg.4177998656
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_regwen.3424527149
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_smoke.4012769302
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_stress_all.1050063536
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_stress_pipeline.812668690
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/49.sram_ctrl_throughput_w_partial_write.324861572
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_access_during_key_req.915732848
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_alert_test.677409421
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_bijection.1811690797
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_lc_escalation.872815702
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_max_throughput.3053735543
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_partial_access.3901846269
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_walk.3797211724
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_multiple_keys.441153685
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access.3962930932
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access_b2b.3344656761
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_ram_cfg.1417735754
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_smoke.1766444306
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_all.1392333769
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.426869876
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_pipeline.3982847724
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_throughput_w_partial_write.2388169811
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_access_during_key_req.3256075313
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_alert_test.2617389790
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_bijection.2330016662
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_executable.992260733
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_max_throughput.622946168
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_partial_access.1066271183
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_walk.2830135432
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_multiple_keys.3978770787
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access.1336895993
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access_b2b.3951742187
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_ram_cfg.990531146
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_regwen.1607632494
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_smoke.701231988
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_all.1909283439
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.2573133218
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_pipeline.4267460272
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_throughput_w_partial_write.2995625633
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_access_during_key_req.3430772780
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_alert_test.1912232238
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_bijection.3849308142
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_executable.245270595
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_lc_escalation.4246039933
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_max_throughput.1916955393
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_partial_access.2476490092
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_walk.842015215
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_multiple_keys.77276221
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access.137694048
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access_b2b.3552335395
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_ram_cfg.2467546510
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_regwen.2779809793
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_smoke.866546056
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_all.1020910216
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.359860317
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_pipeline.152535080
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_throughput_w_partial_write.4213377023
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_access_during_key_req.3638516617
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_alert_test.2620149304
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_bijection.1157061040
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_executable.2328925842
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_lc_escalation.2676443271
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_max_throughput.2198573630
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_partial_access.389109002
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_walk.926118862
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_multiple_keys.911657215
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access.4261827742
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access_b2b.69383795
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_ram_cfg.2581712119
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_regwen.3213197191
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_smoke.2982219143
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_all.2054740825
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.2459760975
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_pipeline.1484461078
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_throughput_w_partial_write.2695603315
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_access_during_key_req.1755338659
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_alert_test.2360659410
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_bijection.1562411718
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_executable.2918757306
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_lc_escalation.268508674
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_max_throughput.890105501
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_partial_access.1569204722
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_walk.1662047338
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_multiple_keys.3619337008
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access.232694942
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access_b2b.3605862855
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_ram_cfg.4167885882
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_smoke.952948338
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_all.1591597905
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.3387884612
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_pipeline.2137029295
/workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_throughput_w_partial_write.1251184595



Total test records in report: 1035
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_alert_test.501063473 Oct 02 11:18:44 PM UTC 24 Oct 02 11:19:03 PM UTC 24 56069442 ps
T2 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_smoke.718075837 Oct 02 11:18:43 PM UTC 24 Oct 02 11:19:04 PM UTC 24 1401565916 ps
T3 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_regwen.32174703 Oct 02 11:21:23 PM UTC 24 Oct 02 11:23:58 PM UTC 24 10533191708 ps
T4 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_sec_cm.1216247842 Oct 02 11:18:44 PM UTC 24 Oct 02 11:19:04 PM UTC 24 215886055 ps
T12 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_alert_test.3856626601 Oct 02 11:19:03 PM UTC 24 Oct 02 11:19:04 PM UTC 24 38635606 ps
T13 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_ram_cfg.1322898274 Oct 02 11:19:00 PM UTC 24 Oct 02 11:19:05 PM UTC 24 698212823 ps
T14 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_ram_cfg.4062309626 Oct 02 11:18:44 PM UTC 24 Oct 02 11:19:05 PM UTC 24 357365606 ps
T5 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_sec_cm.241818445 Oct 02 11:19:03 PM UTC 24 Oct 02 11:19:07 PM UTC 24 931253246 ps
T7 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_max_throughput.3030257025 Oct 02 11:18:43 PM UTC 24 Oct 02 11:19:07 PM UTC 24 2900521264 ps
T15 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_alert_test.1400269205 Oct 02 11:19:05 PM UTC 24 Oct 02 11:19:07 PM UTC 24 57520540 ps
T6 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_sec_cm.4164815287 Oct 02 11:19:05 PM UTC 24 Oct 02 11:19:09 PM UTC 24 842821596 ps
T26 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_ram_cfg.3688939770 Oct 02 11:19:05 PM UTC 24 Oct 02 11:19:11 PM UTC 24 356839257 ps
T11 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.3284175235 Oct 02 11:19:02 PM UTC 24 Oct 02 11:19:15 PM UTC 24 1495375578 ps
T29 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access.4010231935 Oct 02 11:19:05 PM UTC 24 Oct 02 11:19:16 PM UTC 24 687700203 ps
T25 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_max_throughput.1053105886 Oct 02 11:19:05 PM UTC 24 Oct 02 11:19:16 PM UTC 24 2953575716 ps
T21 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.1420419965 Oct 02 11:18:44 PM UTC 24 Oct 02 11:19:16 PM UTC 24 1919857232 ps
T30 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access.2267611786 Oct 02 11:19:08 PM UTC 24 Oct 02 11:19:19 PM UTC 24 578812330 ps
T22 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.3621732723 Oct 02 11:19:05 PM UTC 24 Oct 02 11:19:20 PM UTC 24 319315234 ps
T8 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_lc_escalation.3178589369 Oct 02 11:18:56 PM UTC 24 Oct 02 11:19:21 PM UTC 24 9532511769 ps
T31 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access.1970600574 Oct 02 11:18:43 PM UTC 24 Oct 02 11:19:21 PM UTC 24 6366316601 ps
T32 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_throughput_w_partial_write.519840050 Oct 02 11:19:05 PM UTC 24 Oct 02 11:19:21 PM UTC 24 1625524123 ps
T33 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_smoke.1822301058 Oct 02 11:19:05 PM UTC 24 Oct 02 11:19:22 PM UTC 24 541669034 ps
T163 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_ram_cfg.2497878509 Oct 02 11:19:16 PM UTC 24 Oct 02 11:19:22 PM UTC 24 349648570 ps
T34 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_smoke.3078190740 Oct 02 11:18:44 PM UTC 24 Oct 02 11:19:23 PM UTC 24 863097519 ps
T111 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_alert_test.2183900896 Oct 02 11:19:23 PM UTC 24 Oct 02 11:19:25 PM UTC 24 31997595 ps
T27 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_sec_cm.2501857369 Oct 02 11:19:23 PM UTC 24 Oct 02 11:19:27 PM UTC 24 122350185 ps
T9 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_lc_escalation.1503896149 Oct 02 11:18:43 PM UTC 24 Oct 02 11:19:30 PM UTC 24 22217847915 ps
T164 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_throughput_w_partial_write.4210392260 Oct 02 11:18:48 PM UTC 24 Oct 02 11:19:37 PM UTC 24 763504472 ps
T63 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_throughput_w_partial_write.657609250 Oct 02 11:19:08 PM UTC 24 Oct 02 11:19:45 PM UTC 24 4361319915 ps
T77 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access.1868900154 Oct 02 11:19:27 PM UTC 24 Oct 02 11:19:46 PM UTC 24 2668162798 ps
T165 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_max_throughput.3587134287 Oct 02 11:18:46 PM UTC 24 Oct 02 11:19:47 PM UTC 24 3383911566 ps
T78 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_smoke.2090336313 Oct 02 11:19:03 PM UTC 24 Oct 02 11:19:49 PM UTC 24 1474245881 ps
T166 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_max_throughput.3773545224 Oct 02 11:19:32 PM UTC 24 Oct 02 11:19:49 PM UTC 24 2841004381 ps
T167 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_ram_cfg.1194454685 Oct 02 11:19:50 PM UTC 24 Oct 02 11:19:57 PM UTC 24 1987007139 ps
T39 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.3127185728 Oct 02 11:19:21 PM UTC 24 Oct 02 11:19:58 PM UTC 24 4199063843 ps
T10 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_lc_escalation.1212942045 Oct 02 11:19:47 PM UTC 24 Oct 02 11:20:12 PM UTC 24 1742583692 ps
T52 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_partial_access.4099398465 Oct 02 11:19:05 PM UTC 24 Oct 02 11:20:13 PM UTC 24 1021354449 ps
T53 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.3890285459 Oct 02 11:19:59 PM UTC 24 Oct 02 11:20:16 PM UTC 24 304207890 ps
T28 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_sec_cm.1643644476 Oct 02 11:20:13 PM UTC 24 Oct 02 11:20:17 PM UTC 24 129221140 ps
T16 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_lc_escalation.2012096892 Oct 02 11:19:05 PM UTC 24 Oct 02 11:20:17 PM UTC 24 22474983392 ps
T54 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_alert_test.2170845304 Oct 02 11:20:18 PM UTC 24 Oct 02 11:20:20 PM UTC 24 57563080 ps
T55 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_stress_pipeline.1970891831 Oct 02 11:18:43 PM UTC 24 Oct 02 11:20:28 PM UTC 24 2356514021 ps
T56 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_smoke.1025884840 Oct 02 11:19:23 PM UTC 24 Oct 02 11:20:47 PM UTC 24 856623842 ps
T57 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_throughput_w_partial_write.3002828932 Oct 02 11:19:39 PM UTC 24 Oct 02 11:20:47 PM UTC 24 818287766 ps
T17 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_lc_escalation.2238296506 Oct 02 11:19:08 PM UTC 24 Oct 02 11:20:49 PM UTC 24 14755663317 ps
T79 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_throughput_w_partial_write.1442137881 Oct 02 11:18:43 PM UTC 24 Oct 02 11:20:52 PM UTC 24 1571648869 ps
T168 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_max_throughput.3962174121 Oct 02 11:19:08 PM UTC 24 Oct 02 11:21:03 PM UTC 24 2951352525 ps
T169 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access.4102045835 Oct 02 11:18:46 PM UTC 24 Oct 02 11:21:13 PM UTC 24 1371300483 ps
T170 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_throughput_w_partial_write.2388169811 Oct 02 11:20:53 PM UTC 24 Oct 02 11:21:13 PM UTC 24 1441625910 ps
T171 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_max_throughput.3053735543 Oct 02 11:20:49 PM UTC 24 Oct 02 11:21:21 PM UTC 24 2946845587 ps
T40 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_partial_access.627004288 Oct 02 11:19:58 PM UTC 24 Oct 02 11:21:26 PM UTC 24 11322925174 ps
T41 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_walk.321636676 Oct 02 11:18:44 PM UTC 24 Oct 02 11:21:27 PM UTC 24 2634246305 ps
T172 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_smoke.1766444306 Oct 02 11:20:18 PM UTC 24 Oct 02 11:21:28 PM UTC 24 875957962 ps
T173 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_ram_cfg.1417735754 Oct 02 11:21:27 PM UTC 24 Oct 02 11:21:32 PM UTC 24 417833654 ps
T84 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_mem_partial_access.3398164615 Oct 02 11:18:44 PM UTC 24 Oct 02 11:21:33 PM UTC 24 20027099453 ps
T85 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_partial_access.3012359774 Oct 02 11:19:02 PM UTC 24 Oct 02 11:21:36 PM UTC 24 8994821612 ps
T174 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_lc_escalation.872815702 Oct 02 11:21:04 PM UTC 24 Oct 02 11:21:39 PM UTC 24 3883722364 ps
T175 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_alert_test.677409421 Oct 02 11:21:37 PM UTC 24 Oct 02 11:21:39 PM UTC 24 40095701 ps
T176 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_smoke.701231988 Oct 02 11:21:39 PM UTC 24 Oct 02 11:21:56 PM UTC 24 763969453 ps
T42 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.426869876 Oct 02 11:21:33 PM UTC 24 Oct 02 11:22:02 PM UTC 24 6266777637 ps
T123 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access.3962930932 Oct 02 11:20:47 PM UTC 24 Oct 02 11:22:19 PM UTC 24 1958947957 ps
T48 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_walk.3793073929 Oct 02 11:19:16 PM UTC 24 Oct 02 11:22:31 PM UTC 24 86396617991 ps
T124 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_multiple_keys.923400059 Oct 02 11:19:05 PM UTC 24 Oct 02 11:22:32 PM UTC 24 4674416390 ps
T35 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_access_during_key_req.705700829 Oct 02 11:18:43 PM UTC 24 Oct 02 11:22:37 PM UTC 24 22549540209 ps
T125 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access.1336895993 Oct 02 11:22:20 PM UTC 24 Oct 02 11:22:39 PM UTC 24 4772398823 ps
T49 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_mem_walk.3283534199 Oct 02 11:19:50 PM UTC 24 Oct 02 11:22:42 PM UTC 24 20209373545 ps
T43 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_mem_partial_access.3485515490 Oct 02 11:19:18 PM UTC 24 Oct 02 11:22:54 PM UTC 24 30473300987 ps
T126 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_max_throughput.622946168 Oct 02 11:22:33 PM UTC 24 Oct 02 11:23:14 PM UTC 24 4477337999 ps
T102 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_stress_pipeline.3673359321 Oct 02 11:19:25 PM UTC 24 Oct 02 11:23:27 PM UTC 24 16238922043 ps
T177 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_ram_cfg.990531146 Oct 02 11:23:28 PM UTC 24 Oct 02 11:23:35 PM UTC 24 1538804003 ps
T23 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_executable.860783243 Oct 02 11:19:12 PM UTC 24 Oct 02 11:23:35 PM UTC 24 8239393272 ps
T103 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_stress_pipeline.3105395646 Oct 02 11:18:46 PM UTC 24 Oct 02 11:23:47 PM UTC 24 15762852294 ps
T20 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_lc_escalation.1274439327 Oct 02 11:22:40 PM UTC 24 Oct 02 11:23:51 PM UTC 24 42919018246 ps
T104 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_stress_pipeline.1973205631 Oct 02 11:19:05 PM UTC 24 Oct 02 11:23:52 PM UTC 24 13775292600 ps
T178 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_alert_test.2617389790 Oct 02 11:23:53 PM UTC 24 Oct 02 11:23:55 PM UTC 24 31574922 ps
T86 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_partial_access.3901846269 Oct 02 11:21:29 PM UTC 24 Oct 02 11:23:56 PM UTC 24 4916028353 ps
T179 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_smoke.866546056 Oct 02 11:23:56 PM UTC 24 Oct 02 11:24:12 PM UTC 24 5358808094 ps
T180 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_mem_walk.670862081 Oct 02 11:19:05 PM UTC 24 Oct 02 11:23:57 PM UTC 24 16412785406 ps
T64 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.2573133218 Oct 02 11:23:47 PM UTC 24 Oct 02 11:23:59 PM UTC 24 341445417 ps
T181 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access.137694048 Oct 02 11:24:00 PM UTC 24 Oct 02 11:24:09 PM UTC 24 872399545 ps
T182 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_throughput_w_partial_write.2995625633 Oct 02 11:22:38 PM UTC 24 Oct 02 11:24:21 PM UTC 24 784785792 ps
T105 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_partial_access_b2b.982530560 Oct 02 11:18:43 PM UTC 24 Oct 02 11:24:30 PM UTC 24 15668026124 ps
T106 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_stress_pipeline.3021160289 Oct 02 11:19:06 PM UTC 24 Oct 02 11:24:30 PM UTC 24 4695016816 ps
T183 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_throughput_w_partial_write.4213377023 Oct 02 11:24:22 PM UTC 24 Oct 02 11:24:50 PM UTC 24 754421819 ps
T184 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_multiple_keys.441153685 Oct 02 11:20:18 PM UTC 24 Oct 02 11:24:51 PM UTC 24 24795986890 ps
T24 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_executable.3376063963 Oct 02 11:18:44 PM UTC 24 Oct 02 11:24:57 PM UTC 24 13093286483 ps
T50 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_partial_access.1066271183 Oct 02 11:23:36 PM UTC 24 Oct 02 11:25:04 PM UTC 24 5569116711 ps
T185 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_ram_cfg.2467546510 Oct 02 11:24:58 PM UTC 24 Oct 02 11:25:05 PM UTC 24 1352077960 ps
T112 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_regwen.1607632494 Oct 02 11:23:15 PM UTC 24 Oct 02 11:25:12 PM UTC 24 1339518640 ps
T44 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_mem_walk.268567260 Oct 02 11:19:00 PM UTC 24 Oct 02 11:25:18 PM UTC 24 43132557890 ps
T186 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_max_throughput.1916955393 Oct 02 11:24:13 PM UTC 24 Oct 02 11:25:51 PM UTC 24 3191774577 ps
T187 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_alert_test.1912232238 Oct 02 11:25:52 PM UTC 24 Oct 02 11:25:54 PM UTC 24 33988173 ps
T107 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_stress_pipeline.3982847724 Oct 02 11:20:29 PM UTC 24 Oct 02 11:26:01 PM UTC 24 4719592638 ps
T155 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_partial_access_b2b.2300984441 Oct 02 11:19:08 PM UTC 24 Oct 02 11:26:05 PM UTC 24 36217819834 ps
T188 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_stress_pipeline.4267460272 Oct 02 11:22:04 PM UTC 24 Oct 02 11:26:06 PM UTC 24 4492490349 ps
T156 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_partial_access_b2b.3242359405 Oct 02 11:19:29 PM UTC 24 Oct 02 11:26:07 PM UTC 24 59056922976 ps
T189 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_lc_escalation.4246039933 Oct 02 11:24:31 PM UTC 24 Oct 02 11:26:23 PM UTC 24 9205574693 ps
T36 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_access_during_key_req.1480708457 Oct 02 11:19:05 PM UTC 24 Oct 02 11:26:30 PM UTC 24 41635032064 ps
T190 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access.4261827742 Oct 02 11:26:07 PM UTC 24 Oct 02 11:26:30 PM UTC 24 1095591910 ps
T51 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_mem_walk.2830135432 Oct 02 11:23:36 PM UTC 24 Oct 02 11:26:31 PM UTC 24 38337443420 ps
T87 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_partial_access.2476490092 Oct 02 11:25:05 PM UTC 24 Oct 02 11:26:34 PM UTC 24 4738524182 ps
T146 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_executable.3659218322 Oct 02 11:19:05 PM UTC 24 Oct 02 11:26:39 PM UTC 24 5910514466 ps
T191 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_multiple_keys.911657215 Oct 02 11:26:02 PM UTC 24 Oct 02 11:26:40 PM UTC 24 1499948043 ps
T192 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_max_throughput.2198573630 Oct 02 11:26:31 PM UTC 24 Oct 02 11:26:40 PM UTC 24 2889141204 ps
T113 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_regwen.2779809793 Oct 02 11:24:51 PM UTC 24 Oct 02 11:26:44 PM UTC 24 520909720 ps
T193 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_ram_cfg.2581712119 Oct 02 11:26:41 PM UTC 24 Oct 02 11:26:47 PM UTC 24 697400684 ps
T194 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_throughput_w_partial_write.2695603315 Oct 02 11:26:32 PM UTC 24 Oct 02 11:27:10 PM UTC 24 726617749 ps
T65 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.2459760975 Oct 02 11:27:10 PM UTC 24 Oct 02 11:27:23 PM UTC 24 249771391 ps
T195 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_smoke.2982219143 Oct 02 11:25:55 PM UTC 24 Oct 02 11:27:23 PM UTC 24 808946536 ps
T196 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_alert_test.2620149304 Oct 02 11:27:24 PM UTC 24 Oct 02 11:27:26 PM UTC 24 57432679 ps
T18 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_regwen.3213197191 Oct 02 11:26:41 PM UTC 24 Oct 02 11:27:39 PM UTC 24 3529204898 ps
T37 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_access_during_key_req.3652882500 Oct 02 11:19:10 PM UTC 24 Oct 02 11:27:42 PM UTC 24 52314348892 ps
T161 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_lc_escalation.2676443271 Oct 02 11:26:32 PM UTC 24 Oct 02 11:27:45 PM UTC 24 10572181545 ps
T197 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_smoke.952948338 Oct 02 11:27:27 PM UTC 24 Oct 02 11:27:59 PM UTC 24 1406468325 ps
T198 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_access_during_key_req.3256075313 Oct 02 11:22:43 PM UTC 24 Oct 02 11:28:00 PM UTC 24 39178161272 ps
T199 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_partial_access_b2b.4109974841 Oct 02 11:18:46 PM UTC 24 Oct 02 11:28:01 PM UTC 24 71707217127 ps
T200 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_partial_access.389109002 Oct 02 11:26:48 PM UTC 24 Oct 02 11:28:14 PM UTC 24 9461256860 ps
T201 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_max_throughput.890105501 Oct 02 11:28:02 PM UTC 24 Oct 02 11:28:15 PM UTC 24 2680709734 ps
T157 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_partial_access_b2b.3344656761 Oct 02 11:20:48 PM UTC 24 Oct 02 11:28:22 PM UTC 24 16171742384 ps
T202 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_mem_walk.3797211724 Oct 02 11:21:27 PM UTC 24 Oct 02 11:28:25 PM UTC 24 74680492242 ps
T203 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_pipeline.152535080 Oct 02 11:23:58 PM UTC 24 Oct 02 11:28:29 PM UTC 24 12897425265 ps
T204 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_throughput_w_partial_write.1251184595 Oct 02 11:28:15 PM UTC 24 Oct 02 11:28:52 PM UTC 24 783237423 ps
T205 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_multiple_keys.4067061837 Oct 02 11:18:44 PM UTC 24 Oct 02 11:28:57 PM UTC 24 4641984820 ps
T206 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_ram_cfg.4167885882 Oct 02 11:28:53 PM UTC 24 Oct 02 11:28:59 PM UTC 24 1403920162 ps
T147 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_executable.992260733 Oct 02 11:22:55 PM UTC 24 Oct 02 11:29:29 PM UTC 24 6668049708 ps
T58 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.359860317 Oct 02 11:25:13 PM UTC 24 Oct 02 11:29:37 PM UTC 24 4919115458 ps
T162 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_lc_escalation.268508674 Oct 02 11:28:16 PM UTC 24 Oct 02 11:29:38 PM UTC 24 53773870605 ps
T207 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_alert_test.2360659410 Oct 02 11:29:39 PM UTC 24 Oct 02 11:29:41 PM UTC 24 12351166 ps
T208 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access.232694942 Oct 02 11:28:00 PM UTC 24 Oct 02 11:29:45 PM UTC 24 6557769389 ps
T66 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.3387884612 Oct 02 11:29:30 PM UTC 24 Oct 02 11:29:47 PM UTC 24 2507980367 ps
T209 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_bijection.2735248785 Oct 02 11:19:23 PM UTC 24 Oct 02 11:29:50 PM UTC 24 8223854200 ps
T158 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_partial_access_b2b.3951742187 Oct 02 11:22:32 PM UTC 24 Oct 02 11:29:57 PM UTC 24 167439205594 ps
T210 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_partial_access_b2b.2995373409 Oct 02 11:19:05 PM UTC 24 Oct 02 11:30:01 PM UTC 24 22183477601 ps
T211 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_multiple_keys.2493817214 Oct 02 11:19:05 PM UTC 24 Oct 02 11:30:11 PM UTC 24 15023956375 ps
T212 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_smoke.2522195618 Oct 02 11:29:42 PM UTC 24 Oct 02 11:30:17 PM UTC 24 1083865669 ps
T213 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_access_during_key_req.792965591 Oct 02 11:18:56 PM UTC 24 Oct 02 11:30:20 PM UTC 24 230830276215 ps
T214 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access.54196650 Oct 02 11:29:58 PM UTC 24 Oct 02 11:30:24 PM UTC 24 1256973009 ps
T215 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_stress_pipeline.1484461078 Oct 02 11:26:07 PM UTC 24 Oct 02 11:30:31 PM UTC 24 32704573252 ps
T216 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_partial_access_b2b.69383795 Oct 02 11:26:24 PM UTC 24 Oct 02 11:30:33 PM UTC 24 15097953507 ps
T217 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_multiple_keys.1569050706 Oct 02 11:19:23 PM UTC 24 Oct 02 11:30:39 PM UTC 24 26433814853 ps
T218 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_access_during_key_req.3430772780 Oct 02 11:24:31 PM UTC 24 Oct 02 11:30:39 PM UTC 24 8108246386 ps
T219 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_ram_cfg.689921135 Oct 02 11:30:40 PM UTC 24 Oct 02 11:30:46 PM UTC 24 1674018142 ps
T220 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_mem_walk.842015215 Oct 02 11:25:04 PM UTC 24 Oct 02 11:30:54 PM UTC 24 30938078075 ps
T221 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_partial_access_b2b.3552335395 Oct 02 11:24:10 PM UTC 24 Oct 02 11:31:04 PM UTC 24 66186758799 ps
T222 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_partial_access.1569204722 Oct 02 11:29:00 PM UTC 24 Oct 02 11:31:25 PM UTC 24 9340047598 ps
T223 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_throughput_w_partial_write.2226953007 Oct 02 11:30:18 PM UTC 24 Oct 02 11:31:25 PM UTC 24 7526447145 ps
T224 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_alert_test.221557856 Oct 02 11:31:26 PM UTC 24 Oct 02 11:31:28 PM UTC 24 13996837 ps
T225 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.923721167 Oct 02 11:30:55 PM UTC 24 Oct 02 11:31:30 PM UTC 24 1081515204 ps
T38 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_executable.64490228 Oct 02 11:18:56 PM UTC 24 Oct 02 11:31:35 PM UTC 24 17422562274 ps
T152 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_executable.245270595 Oct 02 11:24:51 PM UTC 24 Oct 02 11:31:42 PM UTC 24 8198343705 ps
T226 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_max_throughput.3261446010 Oct 02 11:30:12 PM UTC 24 Oct 02 11:31:42 PM UTC 24 1807952157 ps
T227 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_lc_escalation.1360310338 Oct 02 11:30:20 PM UTC 24 Oct 02 11:31:48 PM UTC 24 11091345166 ps
T228 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_stress_pipeline.2137029295 Oct 02 11:27:46 PM UTC 24 Oct 02 11:32:14 PM UTC 24 3300795947 ps
T229 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_partial_access.3481530385 Oct 02 11:30:47 PM UTC 24 Oct 02 11:32:17 PM UTC 24 3672090631 ps
T230 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access.4139138739 Oct 02 11:31:43 PM UTC 24 Oct 02 11:32:26 PM UTC 24 1021339354 ps
T231 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_mem_walk.926118862 Oct 02 11:26:45 PM UTC 24 Oct 02 11:32:34 PM UTC 24 57595356781 ps
T148 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/2.sram_ctrl_regwen.3865408787 Oct 02 11:19:05 PM UTC 24 Oct 02 11:32:37 PM UTC 24 24642950316 ps
T232 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_throughput_w_partial_write.3023177233 Oct 02 11:32:15 PM UTC 24 Oct 02 11:32:38 PM UTC 24 1493770882 ps
T149 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_executable.639316131 Oct 02 11:21:14 PM UTC 24 Oct 02 11:32:39 PM UTC 24 55117744357 ps
T233 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_multiple_keys.441285818 Oct 02 11:18:43 PM UTC 24 Oct 02 11:32:43 PM UTC 24 8222717642 ps
T234 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_ram_cfg.18421981 Oct 02 11:32:39 PM UTC 24 Oct 02 11:32:43 PM UTC 24 387685939 ps
T235 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_smoke.272792911 Oct 02 11:31:26 PM UTC 24 Oct 02 11:32:48 PM UTC 24 813886771 ps
T236 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_max_throughput.2979177749 Oct 02 11:31:49 PM UTC 24 Oct 02 11:33:08 PM UTC 24 838722888 ps
T154 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_executable.4025671417 Oct 02 11:19:48 PM UTC 24 Oct 02 11:33:10 PM UTC 24 19785362913 ps
T237 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_alert_test.2127297452 Oct 02 11:33:09 PM UTC 24 Oct 02 11:33:11 PM UTC 24 16480260 ps
T238 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_mem_walk.2724160428 Oct 02 11:30:40 PM UTC 24 Oct 02 11:33:15 PM UTC 24 4031511665 ps
T239 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_lc_escalation.1155580904 Oct 02 11:32:17 PM UTC 24 Oct 02 11:33:18 PM UTC 24 31930627930 ps
T240 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_smoke.3998858220 Oct 02 11:33:11 PM UTC 24 Oct 02 11:33:27 PM UTC 24 3054047493 ps
T241 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access.1426234619 Oct 02 11:33:28 PM UTC 24 Oct 02 11:33:43 PM UTC 24 1802803553 ps
T242 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_max_throughput.1880781451 Oct 02 11:33:50 PM UTC 24 Oct 02 11:33:59 PM UTC 24 1867770383 ps
T19 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/3.sram_ctrl_regwen.2731356140 Oct 02 11:19:16 PM UTC 24 Oct 02 11:34:12 PM UTC 24 3418537434 ps
T243 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_throughput_w_partial_write.535895889 Oct 02 11:33:59 PM UTC 24 Oct 02 11:34:17 PM UTC 24 743159102 ps
T244 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_access_during_key_req.1755338659 Oct 02 11:28:24 PM UTC 24 Oct 02 11:34:26 PM UTC 24 3817133789 ps
T245 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_partial_access_b2b.3605862855 Oct 02 11:28:01 PM UTC 24 Oct 02 11:34:29 PM UTC 24 71851039773 ps
T246 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_mem_walk.1662047338 Oct 02 11:28:58 PM UTC 24 Oct 02 11:34:41 PM UTC 24 18532944192 ps
T247 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_ram_cfg.659132498 Oct 02 11:34:42 PM UTC 24 Oct 02 11:34:48 PM UTC 24 356923114 ps
T248 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_regwen.1994024370 Oct 02 11:18:44 PM UTC 24 Oct 02 11:35:15 PM UTC 24 12831310636 ps
T249 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_access_during_key_req.1428249027 Oct 02 11:19:47 PM UTC 24 Oct 02 11:35:18 PM UTC 24 18603307310 ps
T250 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_stress_pipeline.1804404466 Oct 02 11:29:51 PM UTC 24 Oct 02 11:35:25 PM UTC 24 24062785542 ps
T251 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_alert_test.2266907704 Oct 02 11:35:25 PM UTC 24 Oct 02 11:35:27 PM UTC 24 21455632 ps
T252 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_lc_escalation.2044400246 Oct 02 11:34:12 PM UTC 24 Oct 02 11:35:28 PM UTC 24 12219683714 ps
T253 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.309075974 Oct 02 11:35:15 PM UTC 24 Oct 02 11:35:31 PM UTC 24 926986479 ps
T59 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2398281431 Oct 02 11:32:45 PM UTC 24 Oct 02 11:35:41 PM UTC 24 2921092370 ps
T254 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_partial_access.1879576169 Oct 02 11:32:44 PM UTC 24 Oct 02 11:35:44 PM UTC 24 30795187540 ps
T255 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access.3423176793 Oct 02 11:35:45 PM UTC 24 Oct 02 11:35:57 PM UTC 24 2454426631 ps
T256 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_smoke.730219413 Oct 02 11:35:28 PM UTC 24 Oct 02 11:36:03 PM UTC 24 5120318544 ps
T257 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_stress_pipeline.3739726503 Oct 02 11:33:18 PM UTC 24 Oct 02 11:36:29 PM UTC 24 2976852482 ps
T258 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_stress_pipeline.1914728688 Oct 02 11:31:36 PM UTC 24 Oct 02 11:36:38 PM UTC 24 14107942790 ps
T259 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_max_throughput.2126052257 Oct 02 11:36:04 PM UTC 24 Oct 02 11:37:00 PM UTC 24 731621611 ps
T260 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/0.sram_ctrl_bijection.277098962 Oct 02 11:18:43 PM UTC 24 Oct 02 11:37:02 PM UTC 24 85617355151 ps
T261 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_access_during_key_req.3015154832 Oct 02 11:30:24 PM UTC 24 Oct 02 11:37:09 PM UTC 24 12982695232 ps
T262 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_pipeline.474592178 Oct 02 11:35:42 PM UTC 24 Oct 02 11:37:42 PM UTC 24 12617518175 ps
T150 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/1.sram_ctrl_regwen.1831851665 Oct 02 11:19:00 PM UTC 24 Oct 02 11:37:47 PM UTC 24 13335892648 ps
T263 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_ram_cfg.2004668053 Oct 02 11:37:43 PM UTC 24 Oct 02 11:37:50 PM UTC 24 1301184389 ps
T264 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/5.sram_ctrl_access_during_key_req.915732848 Oct 02 11:21:14 PM UTC 24 Oct 02 11:37:56 PM UTC 24 83242297163 ps
T265 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_lc_escalation.308530346 Oct 02 11:36:39 PM UTC 24 Oct 02 11:38:06 PM UTC 24 9182788834 ps
T266 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_partial_access_b2b.4235925650 Oct 02 11:30:02 PM UTC 24 Oct 02 11:38:23 PM UTC 24 78185172990 ps
T128 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_regwen.3081123946 Oct 02 11:28:30 PM UTC 24 Oct 02 11:38:25 PM UTC 24 177876891138 ps
T267 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_throughput_w_partial_write.771231200 Oct 02 11:36:30 PM UTC 24 Oct 02 11:38:26 PM UTC 24 7111134205 ps
T268 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_alert_test.3547625476 Oct 02 11:38:24 PM UTC 24 Oct 02 11:38:26 PM UTC 24 26050430 ps
T269 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_multiple_keys.78159143 Oct 02 11:35:29 PM UTC 24 Oct 02 11:38:37 PM UTC 24 3150904447 ps
T270 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.4004642823 Oct 02 11:37:57 PM UTC 24 Oct 02 11:38:41 PM UTC 24 1012059916 ps
T271 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_access_during_key_req.1697049173 Oct 02 11:34:17 PM UTC 24 Oct 02 11:38:41 PM UTC 24 3823494463 ps
T272 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_partial_access.1039216221 Oct 02 11:35:09 PM UTC 24 Oct 02 11:38:46 PM UTC 24 20792412681 ps
T273 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_smoke.4053402839 Oct 02 11:38:26 PM UTC 24 Oct 02 11:38:47 PM UTC 24 8920679898 ps
T274 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_multiple_keys.29037335 Oct 02 11:31:30 PM UTC 24 Oct 02 11:38:58 PM UTC 24 58153023740 ps
T275 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_lc_escalation.3282248905 Oct 02 11:38:59 PM UTC 24 Oct 02 11:39:13 PM UTC 24 753652436 ps
T276 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_partial_access.92796464 Oct 02 11:38:42 PM UTC 24 Oct 02 11:39:16 PM UTC 24 943926360 ps
T277 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/8.sram_ctrl_access_during_key_req.3638516617 Oct 02 11:26:35 PM UTC 24 Oct 02 11:39:19 PM UTC 24 15097554475 ps
T278 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_partial_access_b2b.425779809 Oct 02 11:33:44 PM UTC 24 Oct 02 11:39:21 PM UTC 24 6778972789 ps
T279 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_throughput_w_partial_write.1703733166 Oct 02 11:38:48 PM UTC 24 Oct 02 11:39:24 PM UTC 24 786651611 ps
T280 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_ram_cfg.4115264888 Oct 02 11:39:22 PM UTC 24 Oct 02 11:39:27 PM UTC 24 1352508918 ps
T281 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_bijection.3849308142 Oct 02 11:23:57 PM UTC 24 Oct 02 11:39:40 PM UTC 24 137243831143 ps
T282 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_max_throughput.1247915589 Oct 02 11:38:47 PM UTC 24 Oct 02 11:39:43 PM UTC 24 759110142 ps
T117 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.2360343636 Oct 02 11:39:40 PM UTC 24 Oct 02 11:40:07 PM UTC 24 555322552 ps
T283 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_alert_test.2572638500 Oct 02 11:40:08 PM UTC 24 Oct 02 11:40:10 PM UTC 24 38152501 ps
T129 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/4.sram_ctrl_regwen.3400676183 Oct 02 11:19:48 PM UTC 24 Oct 02 11:40:41 PM UTC 24 17626470689 ps
T284 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_access_during_key_req.1015351382 Oct 02 11:32:27 PM UTC 24 Oct 02 11:40:46 PM UTC 24 9904066715 ps
T285 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_multiple_keys.3619337008 Oct 02 11:27:40 PM UTC 24 Oct 02 11:40:51 PM UTC 24 12694090650 ps
T286 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_mem_walk.2504007600 Oct 02 11:32:40 PM UTC 24 Oct 02 11:40:52 PM UTC 24 82799115265 ps
T60 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_partial_access.2323655061 Oct 02 11:37:51 PM UTC 24 Oct 02 11:40:55 PM UTC 24 12873363012 ps
T287 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/6.sram_ctrl_multiple_keys.3978770787 Oct 02 11:21:40 PM UTC 24 Oct 02 11:40:57 PM UTC 24 19362871189 ps
T288 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_partial_access_b2b.3308859046 Oct 02 11:31:44 PM UTC 24 Oct 02 11:41:03 PM UTC 24 24821698797 ps
T289 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_smoke.3767418176 Oct 02 11:40:11 PM UTC 24 Oct 02 11:41:08 PM UTC 24 1649000601 ps
T290 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_partial_access.818556391 Oct 02 11:40:53 PM UTC 24 Oct 02 11:41:41 PM UTC 24 458829344 ps
T291 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_mem_walk.2124579128 Oct 02 11:34:49 PM UTC 24 Oct 02 11:41:54 PM UTC 24 129357855332 ps
T292 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_mem_walk.3910058220 Oct 02 11:37:48 PM UTC 24 Oct 02 11:41:58 PM UTC 24 3945235383 ps
T293 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/10.sram_ctrl_multiple_keys.204821550 Oct 02 11:29:46 PM UTC 24 Oct 02 11:42:01 PM UTC 24 9898391659 ps
T153 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_executable.1451943842 Oct 02 11:32:35 PM UTC 24 Oct 02 11:42:02 PM UTC 24 7337621736 ps
T294 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_lc_escalation.3091980283 Oct 02 11:41:09 PM UTC 24 Oct 02 11:42:04 PM UTC 24 22921918345 ps
T295 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/7.sram_ctrl_multiple_keys.77276221 Oct 02 11:23:57 PM UTC 24 Oct 02 11:42:07 PM UTC 24 67639488240 ps
T296 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_ram_cfg.3652948199 Oct 02 11:42:02 PM UTC 24 Oct 02 11:42:07 PM UTC 24 359237328 ps
T297 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/13.sram_ctrl_partial_access_b2b.3824931116 Oct 02 11:35:58 PM UTC 24 Oct 02 11:42:33 PM UTC 24 14177561701 ps
T298 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_alert_test.3496271216 Oct 02 11:42:34 PM UTC 24 Oct 02 11:42:36 PM UTC 24 47513645 ps
T299 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_max_throughput.2631632552 Oct 02 11:40:57 PM UTC 24 Oct 02 11:42:39 PM UTC 24 4014483788 ps
T61 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_mem_partial_access.3373096334 Oct 02 11:39:27 PM UTC 24 Oct 02 11:42:41 PM UTC 24 10051977081 ps
T300 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_throughput_w_partial_write.3036334954 Oct 02 11:41:04 PM UTC 24 Oct 02 11:42:46 PM UTC 24 3120930611 ps
T301 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_smoke.3942387174 Oct 02 11:42:37 PM UTC 24 Oct 02 11:42:46 PM UTC 24 1379177485 ps
T302 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_multiple_keys.4136519383 Oct 02 11:33:12 PM UTC 24 Oct 02 11:42:54 PM UTC 24 66101684321 ps
T303 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/14.sram_ctrl_mem_walk.2395507246 Oct 02 11:39:25 PM UTC 24 Oct 02 11:43:09 PM UTC 24 43140155513 ps
T304 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_partial_access.94582141 Oct 02 11:42:46 PM UTC 24 Oct 02 11:43:30 PM UTC 24 868233185 ps
T305 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_max_throughput.3474351484 Oct 02 11:43:09 PM UTC 24 Oct 02 11:43:39 PM UTC 24 727345544 ps
T62 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_mem_partial_access.2237526669 Oct 02 11:42:04 PM UTC 24 Oct 02 11:43:45 PM UTC 24 6627695468 ps
T159 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/12.sram_ctrl_regwen.3270138665 Oct 02 11:34:31 PM UTC 24 Oct 02 11:44:01 PM UTC 24 35997417076 ps
T151 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/11.sram_ctrl_regwen.2200842365 Oct 02 11:32:39 PM UTC 24 Oct 02 11:44:05 PM UTC 24 27770528673 ps
T306 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_ram_cfg.2297279190 Oct 02 11:44:07 PM UTC 24 Oct 02 11:44:14 PM UTC 24 703879015 ps
T160 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/15.sram_ctrl_regwen.4035407622 Oct 02 11:41:59 PM UTC 24 Oct 02 11:44:41 PM UTC 24 1331085606 ps
T307 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_throughput_w_partial_write.3027336126 Oct 02 11:43:10 PM UTC 24 Oct 02 11:44:42 PM UTC 24 3257946457 ps
T308 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/9.sram_ctrl_executable.2918757306 Oct 02 11:28:26 PM UTC 24 Oct 02 11:44:43 PM UTC 24 26806457435 ps
T309 /workspaces/repo/scratch/os_regression_2024_10_02/sram_ctrl_main-sim-vcs/coverage/default/16.sram_ctrl_alert_test.556595456 Oct 02 11:44:44 PM UTC 24 Oct 02 11:44:46 PM UTC 24 19535670 ps