Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total tests in report: 1027
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
63.57 63.57 89.49 89.49 68.48 68.48 62.14 62.14 23.81 23.81 77.29 77.29 93.95 93.95 29.80 29.80 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_mem_partial_access.3566888640
79.80 16.23 94.58 5.08 80.92 12.44 64.84 2.70 71.43 47.62 85.51 8.21 95.87 1.92 65.45 35.65 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.1683261174
89.43 9.63 97.54 2.97 84.83 3.91 97.09 32.25 80.95 9.52 91.06 5.56 96.31 0.44 78.24 12.80 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_lc_escalation.3003266292
92.86 3.42 98.56 1.02 84.95 0.12 97.09 0.00 100.00 19.05 93.00 1.93 97.05 0.74 79.34 1.10 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.177624220
93.91 1.06 98.90 0.34 87.44 2.49 98.47 1.39 100.00 0.00 94.69 1.69 97.64 0.59 80.26 0.91 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_sec_cm.2463822399
94.83 0.92 99.07 0.17 89.57 2.13 98.65 0.17 100.00 0.00 95.89 1.21 97.64 0.00 83.00 2.74 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_regwen.1005632474
95.60 0.76 99.07 0.00 90.17 0.59 98.65 0.00 100.00 0.00 95.89 0.00 97.64 0.00 87.75 4.75 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_tl_intg_err.305797188
95.90 0.30 99.07 0.00 90.28 0.12 98.65 0.00 100.00 0.00 95.89 0.00 97.64 0.00 89.76 2.01 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.2498938247
96.19 0.29 99.07 0.00 90.28 0.00 98.65 0.00 100.00 0.00 95.89 0.00 97.64 0.00 91.77 2.01 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_partial_access_b2b.3855705075
96.37 0.18 99.07 0.00 90.28 0.00 98.72 0.07 100.00 0.00 95.89 0.00 98.82 1.18 91.77 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_passthru_mem_tl_intg_err.382671452
96.54 0.18 99.07 0.00 90.28 0.00 98.72 0.00 100.00 0.00 95.89 0.00 98.97 0.15 92.87 1.10 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_stress_pipeline.1585036574
96.71 0.17 99.15 0.08 90.28 0.00 99.55 0.83 100.00 0.00 96.14 0.24 98.97 0.00 92.87 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_ram_cfg.815233448
96.87 0.16 99.15 0.00 90.28 0.00 99.55 0.00 100.00 0.00 96.14 0.00 98.97 0.00 93.97 1.10 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_executable.1308473109
97.02 0.16 99.15 0.00 90.64 0.36 99.55 0.00 100.00 0.00 96.14 0.00 98.97 0.00 94.70 0.73 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_lc_escalation.564348837
97.12 0.10 99.15 0.00 90.64 0.00 99.55 0.00 100.00 0.00 96.14 0.00 98.97 0.00 95.43 0.73 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.1910013481
97.21 0.09 99.15 0.00 91.00 0.36 99.62 0.07 100.00 0.00 96.14 0.00 98.97 0.00 95.61 0.18 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_alert_test.1342444692
97.29 0.08 99.15 0.00 91.00 0.00 99.62 0.00 100.00 0.00 96.14 0.00 98.97 0.00 96.16 0.55 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_tl_intg_err.3911189341
97.34 0.05 99.15 0.00 91.00 0.00 99.62 0.00 100.00 0.00 96.14 0.00 98.97 0.00 96.53 0.37 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.2609521605
97.39 0.05 99.15 0.00 91.00 0.00 99.62 0.00 100.00 0.00 96.14 0.00 98.97 0.00 96.89 0.37 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_regwen.2685670059
97.42 0.03 99.15 0.00 91.00 0.00 99.62 0.00 100.00 0.00 96.14 0.00 98.97 0.00 97.07 0.18 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_tl_intg_err.459541127
97.45 0.03 99.15 0.00 91.00 0.00 99.62 0.00 100.00 0.00 96.14 0.00 98.97 0.00 97.26 0.18 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.2620000957
97.47 0.03 99.15 0.00 91.00 0.00 99.62 0.00 100.00 0.00 96.14 0.00 98.97 0.00 97.44 0.18 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_max_throughput.3448608139
97.49 0.02 99.15 0.00 91.00 0.00 99.62 0.00 100.00 0.00 96.14 0.00 99.12 0.15 97.44 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_csr_rw.507065215
97.51 0.01 99.15 0.00 91.00 0.00 99.72 0.10 100.00 0.00 96.14 0.00 99.12 0.00 97.44 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_stress_all.1088599229

Tests that do not contribute to grading

Name   
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_aliasing.2481788362
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.3173572728
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.1143797083
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_mem_rw_with_rand_reset.1998673776
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_csr_rw.3319105223
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.3778775123
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/0.sram_ctrl_tl_errors.3763877391
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.374322062
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.799262402
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.2030106931
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.1696279365
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_csr_rw.261143156
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_passthru_mem_tl_intg_err.4154674617
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.61528599
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/1.sram_ctrl_tl_errors.242489477
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_csr_mem_rw_with_rand_reset.3255408108
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_csr_rw.4180837680
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_passthru_mem_tl_intg_err.3017087189
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.4119768308
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_tl_errors.1163564048
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.2863456651
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.2399138064
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_csr_rw.1286635858
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_passthru_mem_tl_intg_err.2158952077
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.4088703478
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_tl_errors.1953695812
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/11.sram_ctrl_tl_intg_err.961964101
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.3216987655
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_csr_rw.481405798
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_passthru_mem_tl_intg_err.1375046231
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.1086454218
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/12.sram_ctrl_tl_errors.3829034867
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.1714242422
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_passthru_mem_tl_intg_err.2420259504
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.1516451142
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_tl_errors.2107097594
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.3677706177
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.2718604255
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_csr_rw.1128196128
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_passthru_mem_tl_intg_err.3162867376
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.1148088135
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_tl_errors.1567846419
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.881800758
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.4189730814
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_csr_rw.2888803559
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_passthru_mem_tl_intg_err.2921001150
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.2000230538
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_tl_errors.16820434
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/15.sram_ctrl_tl_intg_err.25465116
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_csr_rw.3335187156
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_passthru_mem_tl_intg_err.1666470354
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.1121756209
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_tl_errors.3922563445
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/16.sram_ctrl_tl_intg_err.2284373508
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_csr_rw.1011588418
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_passthru_mem_tl_intg_err.518117650
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.2542630528
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/17.sram_ctrl_tl_errors.835118266
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.1365022754
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_csr_rw.1421952363
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_passthru_mem_tl_intg_err.1285823866
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.3505620735
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/18.sram_ctrl_tl_errors.154192094
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.884945873
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_csr_rw.2722043348
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_passthru_mem_tl_intg_err.349137176
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.2763367489
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_tl_errors.3603710295
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/19.sram_ctrl_tl_intg_err.822766817
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.390379970
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_bit_bash.510426726
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.455298443
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.1835682321
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_csr_rw.3044607445
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_passthru_mem_tl_intg_err.3907686820
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.1020836821
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_tl_errors.2861636408
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.3915420242
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.2317035636
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.297844981
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.685767712
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.783019142
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_csr_rw.1552558931
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_passthru_mem_tl_intg_err.70523511
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.2796987243
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_tl_errors.1307098695
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/3.sram_ctrl_tl_intg_err.2046789968
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.4032367440
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.2382576929
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.126678393
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.4247322543
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_csr_rw.1500606692
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_passthru_mem_tl_intg_err.321143463
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.1765089525
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_tl_errors.37904863
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.2641646980
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.1761416583
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_csr_rw.1770523454
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_passthru_mem_tl_intg_err.4290777801
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.3772317475
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_tl_errors.1840871833
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/5.sram_ctrl_tl_intg_err.3350997815
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.224990446
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_csr_rw.3077243925
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_passthru_mem_tl_intg_err.429128482
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.2792477742
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_tl_errors.3293485793
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/6.sram_ctrl_tl_intg_err.2214207147
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.2626066474
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_csr_rw.2438885241
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_passthru_mem_tl_intg_err.3617727097
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.723939826
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_tl_errors.3147577361
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.3044143258
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.2013767055
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_csr_rw.4237582179
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_passthru_mem_tl_intg_err.2756114944
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.4072958386
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_tl_errors.299452716
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/8.sram_ctrl_tl_intg_err.3680422645
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.3635026896
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_csr_rw.1496525295
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_passthru_mem_tl_intg_err.968512487
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.545553135
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_tl_errors.2564054216
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/cover_reg_top/9.sram_ctrl_tl_intg_err.1500092360
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_access_during_key_req.4148775715
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_alert_test.1103598017
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_bijection.517549662
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_executable.3393587019
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_lc_escalation.3041579619
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_mem_walk.2347264868
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_multiple_keys.3877205847
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_partial_access.2364452406
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_partial_access_b2b.2424056550
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_ram_cfg.3110076668
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_regwen.2483802739
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_smoke.722371056
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.1847229139
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_throughput_w_partial_write.2078708380
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_access_during_key_req.624792641
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_bijection.568397461
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_max_throughput.706451291
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_mem_partial_access.3218692948
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_mem_walk.458242726
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_multiple_keys.1483215197
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_partial_access.1411652613
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_partial_access_b2b.982686708
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_ram_cfg.875327206
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_sec_cm.2219624950
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_smoke.835734325
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_stress_all.2863356419
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_stress_pipeline.2902562325
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_throughput_w_partial_write.1295685744
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_access_during_key_req.771497059
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_alert_test.2767842572
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_bijection.1124988364
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_executable.1082076095
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_lc_escalation.3369675735
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_max_throughput.929834183
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_mem_partial_access.702267160
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_mem_walk.2466607745
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_multiple_keys.2162796680
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_partial_access.433800634
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_ram_cfg.1777971169
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_regwen.2242316049
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_smoke.1070527578
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_stress_all.293045538
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.1449789845
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_stress_pipeline.952533629
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_throughput_w_partial_write.1162211963
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_access_during_key_req.3936634909
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_alert_test.4143605917
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_bijection.1705227990
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_executable.3132847177
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_lc_escalation.2301367331
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_max_throughput.2861913367
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_mem_partial_access.1691453085
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_mem_walk.1937383082
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_multiple_keys.3466436850
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_partial_access.2323810610
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_partial_access_b2b.766230190
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_ram_cfg.786514980
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_regwen.1378349456
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_smoke.4207703195
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_stress_all.3070715988
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2890351809
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_stress_pipeline.3530219961
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_throughput_w_partial_write.3670946477
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_access_during_key_req.997616886
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_alert_test.2186667942
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_bijection.1759758258
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_executable.3403517642
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_lc_escalation.2220143598
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_max_throughput.2527714936
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_mem_partial_access.1764598259
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_mem_walk.144930862
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_multiple_keys.156789277
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_partial_access.3380483542
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_partial_access_b2b.1693606993
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_ram_cfg.2103520265
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_regwen.539233657
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_smoke.3219642244
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_stress_all.4077866369
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_stress_pipeline.2528231010
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_throughput_w_partial_write.4145443814
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_access_during_key_req.537192820
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_alert_test.685212523
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_bijection.2662127239
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_executable.1081268986
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_lc_escalation.4211301935
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_max_throughput.29397420
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_mem_partial_access.2904547222
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_mem_walk.2098201754
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_multiple_keys.133143935
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_partial_access.3868123859
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_partial_access_b2b.220704667
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_ram_cfg.2184698735
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_regwen.3047440402
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_smoke.4009706027
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_stress_all.3185969543
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.175209294
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_stress_pipeline.3560189669
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_throughput_w_partial_write.2098106488
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_access_during_key_req.3824522127
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_alert_test.4126084662
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_bijection.1319685500
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_executable.1035535311
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_lc_escalation.3600187192
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_max_throughput.1838620229
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_mem_partial_access.3718762268
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_mem_walk.683881258
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_multiple_keys.858891471
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_partial_access.1290314684
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_partial_access_b2b.2219231172
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_ram_cfg.732233700
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_regwen.1084475288
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_smoke.3851146329
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_stress_all.4101725303
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.1060790055
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_stress_pipeline.4212934532
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_throughput_w_partial_write.936360568
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_access_during_key_req.238769324
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_alert_test.725826765
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_bijection.1908101320
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_executable.1252678223
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_lc_escalation.384481325
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_max_throughput.1593219348
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_mem_partial_access.1716583999
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_mem_walk.544780777
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_multiple_keys.242741396
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_partial_access.402998626
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_partial_access_b2b.2525115373
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_ram_cfg.1135212008
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_regwen.258274757
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_smoke.539072243
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_stress_all.3575358502
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.3370328444
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_stress_pipeline.2615954387
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_throughput_w_partial_write.2555590382
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_access_during_key_req.3919190465
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_alert_test.4198806836
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_bijection.1523855778
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_executable.2153019874
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_lc_escalation.729534220
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_max_throughput.1868016327
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_mem_partial_access.3965705271
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_mem_walk.1562702970
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_multiple_keys.1490476500
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_partial_access.310677835
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_partial_access_b2b.1996159733
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_ram_cfg.1664871269
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_regwen.486626652
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_smoke.67686866
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_stress_all.3273637045
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.4038460360
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_stress_pipeline.2448476229
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_throughput_w_partial_write.535565941
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_access_during_key_req.4284895278
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_alert_test.2985586550
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_bijection.2189745977
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_executable.1033584651
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_lc_escalation.2559137782
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_max_throughput.397429418
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_mem_partial_access.365763536
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_mem_walk.3703275470
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_multiple_keys.941967895
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_partial_access.799272439
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_partial_access_b2b.1220555449
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_ram_cfg.432579111
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_regwen.1500810350
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_smoke.3368279205
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_stress_all.2561026496
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_stress_pipeline.3728239850
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/17.sram_ctrl_throughput_w_partial_write.520039456
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_access_during_key_req.12573497
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_alert_test.2646290238
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_bijection.3486065081
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_executable.88059606
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_lc_escalation.723640429
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_max_throughput.123762079
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_mem_partial_access.83781833
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_mem_walk.1280878562
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_multiple_keys.2974214302
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_partial_access.2664342862
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_partial_access_b2b.401782275
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_ram_cfg.903140097
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_regwen.1268825912
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_smoke.3524197248
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_stress_all.3650111880
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_stress_pipeline.1304009647
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/18.sram_ctrl_throughput_w_partial_write.3161232981
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_access_during_key_req.4121824625
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_alert_test.2651470781
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_bijection.905725073
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_executable.1894079133
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_lc_escalation.3113481846
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_max_throughput.2443536966
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_mem_partial_access.4014669809
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_mem_walk.3436871201
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_multiple_keys.3564722107
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_partial_access.3635327170
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_partial_access_b2b.4260441518
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_ram_cfg.4053446167
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_regwen.738105152
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_smoke.1049579650
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_stress_all.2446150208
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.1283844135
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_stress_pipeline.1120917457
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/19.sram_ctrl_throughput_w_partial_write.2736768114
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_access_during_key_req.1929908505
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_alert_test.2246238198
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_bijection.3684653210
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_executable.3343974507
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_lc_escalation.2591681183
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_max_throughput.3728537880
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_mem_partial_access.4232831863
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_mem_walk.889194716
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_multiple_keys.4093094574
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_partial_access.4037706253
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_partial_access_b2b.1110918425
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_regwen.1675243049
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_sec_cm.2386743816
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_smoke.258348117
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_stress_all.1812905875
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.4213483007
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_stress_pipeline.4228042882
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_throughput_w_partial_write.3233605501
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_access_during_key_req.3418069887
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_alert_test.3979986875
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_bijection.2936764331
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_executable.3064301782
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_lc_escalation.284387664
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_max_throughput.3961047520
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_mem_partial_access.1625693505
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_mem_walk.1576781651
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_multiple_keys.3219756423
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_partial_access.19275874
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_partial_access_b2b.3074878629
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_ram_cfg.3836753139
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_regwen.359726185
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_smoke.3948702601
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_stress_all.3086947787
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.1594427322
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_stress_pipeline.1097755113
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/20.sram_ctrl_throughput_w_partial_write.1183000360
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_access_during_key_req.2105197762
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_alert_test.3592445186
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_bijection.1283569393
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_executable.1468652025
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_lc_escalation.26493772
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_max_throughput.3093634875
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_mem_partial_access.870043748
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_mem_walk.2925090689
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_multiple_keys.4099246733
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_partial_access.1422677604
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_partial_access_b2b.2005818685
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_ram_cfg.2049869439
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_regwen.3592790243
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_smoke.4281407977
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_stress_all.54622475
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.4036296023
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_stress_pipeline.2559700070
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/21.sram_ctrl_throughput_w_partial_write.1128743289
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_access_during_key_req.4208452299
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_alert_test.4224140034
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_bijection.2238891052
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_executable.3133199752
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_lc_escalation.1259593131
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_max_throughput.188324175
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_mem_partial_access.4106909473
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_mem_walk.2628644555
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_multiple_keys.1991485903
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_partial_access.1030890226
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_partial_access_b2b.2091051231
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_ram_cfg.1124796167
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_regwen.4178107062
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_smoke.772393544
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_stress_all.4150037042
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.4265825968
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_stress_pipeline.2628878409
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/22.sram_ctrl_throughput_w_partial_write.4170259335
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_access_during_key_req.3835781323
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_alert_test.329804814
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_bijection.3406797955
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_executable.2614124417
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_lc_escalation.2212440633
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_max_throughput.2875599733
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_mem_partial_access.3680667892
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_mem_walk.3390276014
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_multiple_keys.3518492831
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_partial_access.1139817155
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_partial_access_b2b.622745653
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_ram_cfg.4016923578
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_regwen.555462729
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_smoke.4268408
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_stress_all.1626211784
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.3872714426
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_stress_pipeline.2988388817
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/23.sram_ctrl_throughput_w_partial_write.2546245555
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_access_during_key_req.3877693806
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_alert_test.582393150
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_bijection.3098109388
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_executable.2289958969
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_lc_escalation.1898208673
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_max_throughput.3196988591
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_mem_partial_access.546556952
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_mem_walk.3422457440
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_multiple_keys.347777457
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_partial_access.67761141
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_partial_access_b2b.1173795054
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_ram_cfg.1139394853
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_regwen.3158804871
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_smoke.1186402702
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_stress_all.2409978376
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.2040934267
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_stress_pipeline.152694307
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/24.sram_ctrl_throughput_w_partial_write.3076271365
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_access_during_key_req.2545500789
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_alert_test.1096834650
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_bijection.2023936943
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_executable.655565507
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_lc_escalation.81576093
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_max_throughput.2499748432
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_mem_partial_access.2271380660
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_mem_walk.3930801025
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_multiple_keys.671271971
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_partial_access.4141240509
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_partial_access_b2b.648869165
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_ram_cfg.3467984216
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_regwen.2328208273
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_smoke.3234213692
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_stress_all.1298097691
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_stress_pipeline.1337462016
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/25.sram_ctrl_throughput_w_partial_write.2351734391
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_access_during_key_req.2540192832
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_alert_test.3880196265
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_bijection.3545391708
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_executable.2783798197
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_lc_escalation.1909312272
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_max_throughput.3791709541
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_mem_partial_access.3317685426
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_mem_walk.2775876174
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_multiple_keys.2391293473
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_partial_access.1246171368
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_partial_access_b2b.311118378
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_ram_cfg.2241066362
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_regwen.22999619
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_smoke.1171453766
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_stress_all.3884330472
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_stress_pipeline.1091619989
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/26.sram_ctrl_throughput_w_partial_write.4239465036
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_access_during_key_req.339240376
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_alert_test.3464799990
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_bijection.4053266778
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_executable.3583999942
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_lc_escalation.2416289289
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_max_throughput.1870740768
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_mem_partial_access.4050003501
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_mem_walk.577603751
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_multiple_keys.2793091934
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_partial_access.1711035698
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_partial_access_b2b.889079299
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_ram_cfg.346979602
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_regwen.1293033192
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_smoke.3237329707
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_stress_all.899171218
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.3661262136
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_stress_pipeline.2647521484
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/27.sram_ctrl_throughput_w_partial_write.1806226583
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_access_during_key_req.3746227589
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_alert_test.3917722338
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_bijection.925381048
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_executable.2638619450
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_lc_escalation.1923543280
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_max_throughput.126013070
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_mem_partial_access.835600075
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_mem_walk.1458547498
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_multiple_keys.1139068469
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_partial_access.2562782977
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_partial_access_b2b.101780828
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_ram_cfg.2430044991
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_smoke.1786376456
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_stress_all.2986081306
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.3456315840
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_stress_pipeline.539350078
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/28.sram_ctrl_throughput_w_partial_write.3966959744
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_access_during_key_req.3429340158
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_alert_test.2996933560
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_bijection.3445310495
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_executable.399444210
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_lc_escalation.540130625
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_max_throughput.3288709913
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_mem_partial_access.2216473373
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_mem_walk.1066751295
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_multiple_keys.1090989717
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_partial_access.593780342
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_partial_access_b2b.1195774646
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_ram_cfg.1592687020
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_regwen.801638666
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_smoke.54117457
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_stress_all.2066504351
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_stress_pipeline.1463799474
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/29.sram_ctrl_throughput_w_partial_write.3810528685
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_access_during_key_req.3618301244
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_alert_test.39075741
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_bijection.1637459606
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_executable.1090161390
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_lc_escalation.2356525421
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_max_throughput.2083798253
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_mem_partial_access.3274695762
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_mem_walk.4190230892
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_multiple_keys.3922056135
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_partial_access.3713300397
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_partial_access_b2b.1609635431
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_ram_cfg.2430530300
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_regwen.3482854305
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_sec_cm.4921169
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_smoke.389833107
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_stress_all.237338657
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.1850440223
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_stress_pipeline.1232387729
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_throughput_w_partial_write.1396874148
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_access_during_key_req.454159070
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_alert_test.3741818349
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_bijection.1960851249
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_executable.1634949126
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_lc_escalation.3707407420
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_max_throughput.2157671497
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_mem_partial_access.2348784484
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_mem_walk.153861049
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_multiple_keys.4112710938
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_partial_access.1647252042
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_partial_access_b2b.710417883
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_ram_cfg.2672419178
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_regwen.604522694
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_smoke.46815546
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_stress_all.812958519
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.136841046
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_stress_pipeline.546175976
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/30.sram_ctrl_throughput_w_partial_write.3416174407
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_access_during_key_req.3181290857
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_alert_test.2801327140
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_bijection.1322406257
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_executable.540681602
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_lc_escalation.3823264396
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_max_throughput.3247741929
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_mem_partial_access.1439549200
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_mem_walk.4204497273
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_multiple_keys.1353148559
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_partial_access.2846979806
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_partial_access_b2b.3662537300
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_ram_cfg.3397271905
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_smoke.872077659
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_stress_all.1748232703
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_stress_pipeline.1699644001
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/31.sram_ctrl_throughput_w_partial_write.2937294548
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_access_during_key_req.1676353507
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_alert_test.668701305
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_bijection.1008589178
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_executable.2216521223
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_lc_escalation.357069462
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_max_throughput.886912218
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_mem_partial_access.3741644517
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_mem_walk.3306780045
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_multiple_keys.4103948358
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_partial_access.1989016805
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_partial_access_b2b.3926529646
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_ram_cfg.3194629784
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_regwen.2419865637
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_smoke.1005644638
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_stress_all.1723867120
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.826997833
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_stress_pipeline.1611581699
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/32.sram_ctrl_throughput_w_partial_write.1990177400
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_access_during_key_req.1608345733
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_alert_test.3580377256
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_bijection.690328480
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_executable.3860528145
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_lc_escalation.352186678
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_max_throughput.2028947726
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_mem_partial_access.1234536794
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_mem_walk.1145327843
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_multiple_keys.1847939190
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_partial_access.3140129281
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_partial_access_b2b.3546774070
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_ram_cfg.3578037356
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_regwen.281021873
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_smoke.3186885671
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_stress_all.211291363
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.2183482950
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_stress_pipeline.2346214193
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/33.sram_ctrl_throughput_w_partial_write.3102836068
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_access_during_key_req.453352233
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_alert_test.1842196718
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_bijection.3677068091
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_executable.1162721752
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_lc_escalation.1309974918
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_max_throughput.2198624640
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_mem_partial_access.890988596
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_mem_walk.2041219537
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_multiple_keys.3701663095
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_partial_access.373108522
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_partial_access_b2b.3182155850
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_ram_cfg.2294264955
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_regwen.451266934
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_smoke.120622333
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_stress_all.4279577050
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.1959620193
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_stress_pipeline.3669557589
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/34.sram_ctrl_throughput_w_partial_write.2178047007
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_access_during_key_req.2918231298
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_alert_test.150024970
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_bijection.4035343278
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_executable.2909975156
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_lc_escalation.69895798
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_max_throughput.1863870310
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_mem_partial_access.261777348
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_mem_walk.1791254904
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_multiple_keys.3561473674
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_partial_access.392240365
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_partial_access_b2b.3126887689
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_ram_cfg.2761175369
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_regwen.1204113743
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_smoke.3777796314
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_stress_all.3289689292
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_stress_pipeline.590061675
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/35.sram_ctrl_throughput_w_partial_write.3403154207
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_access_during_key_req.1153773728
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_alert_test.1735868021
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_bijection.2157382951
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_executable.1246712503
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_lc_escalation.2039974298
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_max_throughput.1455877129
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_mem_partial_access.3487896879
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_mem_walk.3376515528
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_multiple_keys.538125651
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_partial_access.4018549799
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_partial_access_b2b.2231727028
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_ram_cfg.838349102
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_regwen.3460864646
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_smoke.327832968
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_stress_all.3289488727
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.1271759613
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_stress_pipeline.3330545622
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/36.sram_ctrl_throughput_w_partial_write.2366725922
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_access_during_key_req.3851562134
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_alert_test.1867479897
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_bijection.438646436
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_executable.855476744
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_lc_escalation.1934402814
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_max_throughput.477715235
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_mem_partial_access.2303100187
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_mem_walk.1563920477
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_multiple_keys.3926088737
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_partial_access.644321598
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_partial_access_b2b.4119002476
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_ram_cfg.1462183015
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_regwen.4124896732
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_smoke.2273975241
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_stress_all.3338711934
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.762309163
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_stress_pipeline.2032615522
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/37.sram_ctrl_throughput_w_partial_write.4087718817
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_access_during_key_req.501533315
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_alert_test.3212378940
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_bijection.2057851796
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_executable.2894891902
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_lc_escalation.621329505
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_max_throughput.1042311664
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_mem_partial_access.4262461573
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_mem_walk.275343552
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_multiple_keys.1841517415
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_partial_access.57859267
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_partial_access_b2b.2319855953
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_ram_cfg.4220764928
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_regwen.3821962661
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_smoke.2637643685
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_stress_all.840286348
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.2293668267
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_stress_pipeline.2961535248
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/38.sram_ctrl_throughput_w_partial_write.793250445
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_access_during_key_req.3691555805
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_alert_test.751274540
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_bijection.949895938
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_executable.3249479789
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_lc_escalation.4249440701
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_max_throughput.825806364
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_mem_partial_access.1808713128
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_mem_walk.528676897
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_multiple_keys.479579299
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_partial_access.655686915
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_partial_access_b2b.2209692089
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_ram_cfg.3676468691
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_regwen.2168655508
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_smoke.1505597555
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_stress_all.4207621901
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.253369230
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_stress_pipeline.806799938
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/39.sram_ctrl_throughput_w_partial_write.2419013347
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_access_during_key_req.1591271155
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_alert_test.3006670370
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_bijection.1189196834
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_executable.1136036298
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_max_throughput.1139771506
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_mem_partial_access.159756289
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_mem_walk.795212424
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_multiple_keys.869604952
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_partial_access.3277749252
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_partial_access_b2b.2521366985
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_ram_cfg.4278823236
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_regwen.2516170539
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_sec_cm.1049221531
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_smoke.205377776
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_stress_all.2856514698
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_stress_pipeline.3296133545
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_throughput_w_partial_write.1257868196
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_access_during_key_req.2579600777
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_alert_test.42711780
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_bijection.3158163165
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_executable.2823662898
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_lc_escalation.4209294686
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_max_throughput.410046423
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_mem_partial_access.1514775861
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_mem_walk.2421923407
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_multiple_keys.3896122280
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_partial_access.991875587
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_partial_access_b2b.900514763
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_ram_cfg.1921029207
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_regwen.834111498
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_smoke.1297645095
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_stress_all.2947801325
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_stress_pipeline.4089135940
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/40.sram_ctrl_throughput_w_partial_write.2351427413
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_access_during_key_req.195287222
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_alert_test.3319829826
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_bijection.303514969
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_executable.1462906959
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_lc_escalation.2428766679
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_max_throughput.3285518072
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_mem_partial_access.2443643238
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_mem_walk.2950477316
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_multiple_keys.2123616876
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_partial_access.1398425233
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_partial_access_b2b.2787940691
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_ram_cfg.1335982001
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_regwen.2447287782
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_smoke.1177817468
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_stress_all.2871234074
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.913956715
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_stress_pipeline.3897393404
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/41.sram_ctrl_throughput_w_partial_write.3253193176
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_access_during_key_req.3210019417
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_alert_test.3624669812
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_bijection.1530853249
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_executable.3402649721
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_lc_escalation.1028663628
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_max_throughput.1505220582
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_mem_partial_access.680972264
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_mem_walk.27366923
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_multiple_keys.3950473093
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_partial_access.597877499
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_partial_access_b2b.3338185652
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_ram_cfg.1286059187
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_regwen.886425919
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_smoke.1019482697
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_stress_all.3680781186
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.1279915290
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_stress_pipeline.1816233992
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/42.sram_ctrl_throughput_w_partial_write.3676867834
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_access_during_key_req.2670984504
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_alert_test.2097657285
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_bijection.2609213890
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_executable.1667129042
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_lc_escalation.2549987873
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_max_throughput.1413351433
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_mem_partial_access.3776819359
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_mem_walk.1799329621
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_multiple_keys.2545928337
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_partial_access.2935425833
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_partial_access_b2b.1688644381
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_ram_cfg.4092744894
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_regwen.1783903881
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_smoke.3779770981
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_stress_all.1867805345
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_stress_pipeline.3536988070
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/43.sram_ctrl_throughput_w_partial_write.2142753058
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_access_during_key_req.2757984075
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_alert_test.202864325
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_bijection.1392544884
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_executable.1006225018
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_lc_escalation.3954133867
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_max_throughput.1198571455
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_mem_partial_access.906547355
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_mem_walk.3357389744
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_multiple_keys.2197948815
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_partial_access.1264164056
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_partial_access_b2b.1205488880
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_ram_cfg.3711230298
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_regwen.3079126085
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_smoke.21666094
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_stress_all.3407464111
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.2689920864
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_stress_pipeline.758980758
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/44.sram_ctrl_throughput_w_partial_write.3189882751
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_access_during_key_req.462243639
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_alert_test.635272697
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_bijection.2423099026
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_executable.384609870
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_lc_escalation.2745747252
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_max_throughput.3648972914
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_mem_partial_access.4006288645
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_mem_walk.1341357702
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_multiple_keys.4204380758
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_partial_access.734999444
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_partial_access_b2b.480063912
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_ram_cfg.1686945893
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_regwen.708303344
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_smoke.900858351
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_stress_all.2988311375
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.2436491844
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_stress_pipeline.1734574015
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/45.sram_ctrl_throughput_w_partial_write.1855796283
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_access_during_key_req.388089930
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_alert_test.1973965032
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_bijection.3051134969
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_executable.3261230790
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_lc_escalation.1993037591
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_max_throughput.3931862321
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_mem_partial_access.3417975471
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_mem_walk.1367632862
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_multiple_keys.3538186271
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_partial_access.3567217226
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_partial_access_b2b.885449822
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_ram_cfg.348129039
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_smoke.200613439
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_stress_all.2161772707
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.3676405797
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_stress_pipeline.571653263
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/46.sram_ctrl_throughput_w_partial_write.2266655653
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_access_during_key_req.1936251664
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_alert_test.3192821131
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_bijection.4092272131
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_executable.2039873713
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_lc_escalation.2301703485
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_max_throughput.2968101474
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_mem_partial_access.3788715869
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_mem_walk.3550579726
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_multiple_keys.1116126524
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_partial_access.2093599834
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_partial_access_b2b.2255968349
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_ram_cfg.1859956642
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_regwen.572108841
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_smoke.2160446038
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_stress_all.378404171
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.2818755943
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_stress_pipeline.4213060153
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/47.sram_ctrl_throughput_w_partial_write.1054336663
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_access_during_key_req.1725243661
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_alert_test.2541981746
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_bijection.1666376205
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_executable.3763591024
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_lc_escalation.2860963818
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_max_throughput.3806888569
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_mem_partial_access.2464323980
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_mem_walk.645724244
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_multiple_keys.3099864316
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_partial_access.1818951277
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_partial_access_b2b.2750793452
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_ram_cfg.2510722183
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_regwen.3313226563
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_smoke.3853660423
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_stress_all.1457818582
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.3377889013
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_stress_pipeline.2548900629
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/48.sram_ctrl_throughput_w_partial_write.2557976802
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_access_during_key_req.1669274935
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_alert_test.355587568
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_bijection.2795962523
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_executable.2221765496
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_lc_escalation.2410230320
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_max_throughput.3911399517
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_mem_partial_access.2147222112
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_mem_walk.3544129253
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_multiple_keys.335910410
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_partial_access.2843820986
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_partial_access_b2b.335770168
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_ram_cfg.2634020719
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_regwen.1007555188
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_smoke.3320360249
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_stress_all.836537395
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.1514643371
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_stress_pipeline.404382754
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/49.sram_ctrl_throughput_w_partial_write.3379542686
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_access_during_key_req.2784666900
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_alert_test.2248079497
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_bijection.2632093249
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_executable.2700441231
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_lc_escalation.931508104
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_max_throughput.2691155178
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_mem_partial_access.621451527
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_mem_walk.2262199302
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_multiple_keys.611702485
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_partial_access.1362747652
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_partial_access_b2b.4057224850
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_ram_cfg.339942216
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_regwen.583188078
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_smoke.4256710266
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_stress_all.116480096
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.801027172
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_stress_pipeline.3425328583
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_throughput_w_partial_write.1488994398
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_access_during_key_req.2719580482
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_alert_test.3522841946
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_bijection.1368122432
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_executable.369216642
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_lc_escalation.658341194
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_max_throughput.27450782
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_mem_partial_access.933065141
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_mem_walk.1590891015
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_multiple_keys.2317318867
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_partial_access.3275836433
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_partial_access_b2b.3279006793
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_ram_cfg.1504928527
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_regwen.3851898660
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_smoke.1016202215
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_stress_all.3872075444
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_stress_pipeline.1411476103
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_throughput_w_partial_write.997593105
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_access_during_key_req.156539083
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_alert_test.3367941818
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_bijection.2681788946
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_executable.409351548
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_lc_escalation.579069727
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_max_throughput.268880774
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_mem_partial_access.2455996375
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_mem_walk.3663284533
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_multiple_keys.2233570159
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_partial_access.2579667576
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_partial_access_b2b.2366763999
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_ram_cfg.3066057483
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_regwen.841678306
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_smoke.260313054
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_stress_all.2089446802
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.1992597968
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_stress_pipeline.690620945
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_throughput_w_partial_write.1435792748
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_access_during_key_req.3989035549
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_alert_test.3826741536
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_bijection.2526478721
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_executable.3533202075
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_lc_escalation.1467573923
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_max_throughput.3811226766
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_mem_partial_access.1550633364
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_mem_walk.3261831976
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_multiple_keys.105337412
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_partial_access.1468327607
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_partial_access_b2b.422131388
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_ram_cfg.3659801000
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_regwen.2094927274
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_smoke.3364145241
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_stress_all.3743891864
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.3933588351
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_stress_pipeline.192484308
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_throughput_w_partial_write.3049122981
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_access_during_key_req.1386174278
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_alert_test.1733599664
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_bijection.3784761531
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_executable.2579832291
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_lc_escalation.2540785213
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_max_throughput.3856604692
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_mem_partial_access.3775416829
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_mem_walk.1315676405
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_multiple_keys.3904266682
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_partial_access.1817021589
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_partial_access_b2b.403937033
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_ram_cfg.610965476
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_regwen.2608274456
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_smoke.3860835979
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_stress_all.208067474
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.685491928
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_stress_pipeline.4044941713
/workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_throughput_w_partial_write.2104771641



Total test records in report: 1027
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_ram_cfg.3110076668 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:45 AM UTC 24 74958560 ps
T2 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_alert_test.1103598017 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:45 AM UTC 24 62250548 ps
T3 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_throughput_w_partial_write.2078708380 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:45 AM UTC 24 190649880 ps
T11 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_alert_test.1342444692 Aug 27 07:58:44 AM UTC 24 Aug 27 07:58:46 AM UTC 24 19248539 ps
T12 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_ram_cfg.875327206 Aug 27 07:58:44 AM UTC 24 Aug 27 07:58:46 AM UTC 24 81771027 ps
T4 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_sec_cm.2463822399 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:47 AM UTC 24 807205573 ps
T5 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_mem_partial_access.3566888640 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:48 AM UTC 24 94985098 ps
T6 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_sec_cm.2219624950 Aug 27 07:58:44 AM UTC 24 Aug 27 07:58:48 AM UTC 24 222089297 ps
T8 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_partial_access.1411652613 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:48 AM UTC 24 505752743 ps
T13 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_mem_walk.2347264868 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:49 AM UTC 24 93609115 ps
T7 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_lc_escalation.3003266292 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:50 AM UTC 24 674755484 ps
T33 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_mem_partial_access.3218692948 Aug 27 07:58:44 AM UTC 24 Aug 27 07:58:50 AM UTC 24 177811114 ps
T9 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_lc_escalation.3041579619 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:50 AM UTC 24 3404253986 ps
T34 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_smoke.835734325 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:51 AM UTC 24 108035836 ps
T35 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_smoke.258348117 Aug 27 07:58:44 AM UTC 24 Aug 27 07:58:52 AM UTC 24 439877151 ps
T36 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_smoke.722371056 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:52 AM UTC 24 153161055 ps
T41 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_mem_walk.458242726 Aug 27 07:58:44 AM UTC 24 Aug 27 07:58:54 AM UTC 24 461389060 ps
T28 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_partial_access.2364452406 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:55 AM UTC 24 227019088 ps
T27 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_max_throughput.706451291 Aug 27 07:58:43 AM UTC 24 Aug 27 07:58:55 AM UTC 24 74165000 ps
T22 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_max_throughput.3448608139 Aug 27 07:58:43 AM UTC 24 Aug 27 07:59:03 AM UTC 24 346322128 ps
T26 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_partial_access.4037706253 Aug 27 07:58:44 AM UTC 24 Aug 27 07:59:05 AM UTC 24 4842528949 ps
T29 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_throughput_w_partial_write.1295685744 Aug 27 07:58:43 AM UTC 24 Aug 27 07:59:10 AM UTC 24 219487075 ps
T16 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_bijection.517549662 Aug 27 07:58:43 AM UTC 24 Aug 27 07:59:31 AM UTC 24 11620940914 ps
T168 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_bijection.568397461 Aug 27 07:58:43 AM UTC 24 Aug 27 07:59:33 AM UTC 24 3531787295 ps
T23 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.1847229139 Aug 27 07:58:43 AM UTC 24 Aug 27 07:59:34 AM UTC 24 8405607232 ps
T14 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_alert_test.2246238198 Aug 27 07:59:32 AM UTC 24 Aug 27 07:59:34 AM UTC 24 54690088 ps
T30 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_ram_cfg.815233448 Aug 27 07:59:32 AM UTC 24 Aug 27 07:59:34 AM UTC 24 28143295 ps
T71 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_alert_test.39075741 Aug 27 07:59:33 AM UTC 24 Aug 27 07:59:35 AM UTC 24 95232514 ps
T72 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_ram_cfg.2430530300 Aug 27 07:59:33 AM UTC 24 Aug 27 07:59:35 AM UTC 24 30280689 ps
T15 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_sec_cm.4921169 Aug 27 07:59:33 AM UTC 24 Aug 27 07:59:37 AM UTC 24 868940113 ps
T73 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_throughput_w_partial_write.1396874148 Aug 27 07:59:33 AM UTC 24 Aug 27 07:59:37 AM UTC 24 46422097 ps
T10 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_lc_escalation.2591681183 Aug 27 07:59:31 AM UTC 24 Aug 27 07:59:38 AM UTC 24 524872271 ps
T68 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_lc_escalation.2356525421 Aug 27 07:59:33 AM UTC 24 Aug 27 07:59:38 AM UTC 24 1364594682 ps
T74 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_mem_partial_access.3274695762 Aug 27 07:59:33 AM UTC 24 Aug 27 07:59:38 AM UTC 24 241465239 ps
T46 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_mem_walk.889194716 Aug 27 07:59:32 AM UTC 24 Aug 27 07:59:39 AM UTC 24 411612296 ps
T99 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_partial_access.3277749252 Aug 27 07:59:34 AM UTC 24 Aug 27 07:59:39 AM UTC 24 552341334 ps
T31 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_sec_cm.2386743816 Aug 27 07:59:32 AM UTC 24 Aug 27 07:59:39 AM UTC 24 597467482 ps
T42 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_mem_partial_access.4232831863 Aug 27 07:59:32 AM UTC 24 Aug 27 07:59:39 AM UTC 24 326118767 ps
T57 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_ram_cfg.4278823236 Aug 27 07:59:39 AM UTC 24 Aug 27 07:59:41 AM UTC 24 28273897 ps
T58 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_partial_access.3713300397 Aug 27 07:59:33 AM UTC 24 Aug 27 07:59:43 AM UTC 24 180180093 ps
T59 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_alert_test.3006670370 Aug 27 07:59:43 AM UTC 24 Aug 27 07:59:45 AM UTC 24 20071522 ps
T32 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_sec_cm.1049221531 Aug 27 07:59:41 AM UTC 24 Aug 27 07:59:46 AM UTC 24 1747263732 ps
T60 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_smoke.389833107 Aug 27 07:59:33 AM UTC 24 Aug 27 07:59:46 AM UTC 24 673159994 ps
T45 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_mem_partial_access.159756289 Aug 27 07:59:41 AM UTC 24 Aug 27 07:59:47 AM UTC 24 188636409 ps
T43 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_mem_walk.4190230892 Aug 27 07:59:33 AM UTC 24 Aug 27 07:59:50 AM UTC 24 5015794062 ps
T20 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_lc_escalation.564348837 Aug 27 07:59:37 AM UTC 24 Aug 27 07:59:51 AM UTC 24 6980654848 ps
T61 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_throughput_w_partial_write.1257868196 Aug 27 07:59:37 AM UTC 24 Aug 27 07:59:52 AM UTC 24 296547660 ps
T165 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_smoke.205377776 Aug 27 07:59:33 AM UTC 24 Aug 27 07:59:53 AM UTC 24 1030371928 ps
T167 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_smoke.4256710266 Aug 27 07:59:43 AM UTC 24 Aug 27 07:59:54 AM UTC 24 163999220 ps
T162 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_bijection.3684653210 Aug 27 07:58:44 AM UTC 24 Aug 27 07:59:54 AM UTC 24 12719439130 ps
T51 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_mem_walk.795212424 Aug 27 07:59:41 AM UTC 24 Aug 27 07:59:55 AM UTC 24 708858969 ps
T161 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_max_throughput.2691155178 Aug 27 07:59:52 AM UTC 24 Aug 27 08:00:01 AM UTC 24 232776393 ps
T169 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_partial_access.1362747652 Aug 27 07:59:48 AM UTC 24 Aug 27 08:00:02 AM UTC 24 694396249 ps
T170 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_max_throughput.2083798253 Aug 27 07:59:33 AM UTC 24 Aug 27 08:00:04 AM UTC 24 86780355 ps
T166 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_ram_cfg.339942216 Aug 27 08:00:02 AM UTC 24 Aug 27 08:00:08 AM UTC 24 75053609 ps
T156 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_lc_escalation.931508104 Aug 27 07:59:54 AM UTC 24 Aug 27 08:00:08 AM UTC 24 3761868104 ps
T163 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_bijection.2632093249 Aug 27 07:59:48 AM UTC 24 Aug 27 08:00:10 AM UTC 24 281994361 ps
T164 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_alert_test.2248079497 Aug 27 08:00:11 AM UTC 24 Aug 27 08:00:13 AM UTC 24 11786534 ps
T87 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_mem_partial_access.621451527 Aug 27 08:00:06 AM UTC 24 Aug 27 08:00:14 AM UTC 24 134765225 ps
T24 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.1683261174 Aug 27 07:59:41 AM UTC 24 Aug 27 08:00:15 AM UTC 24 644805996 ps
T171 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_max_throughput.3728537880 Aug 27 07:59:31 AM UTC 24 Aug 27 08:00:18 AM UTC 24 904789215 ps
T52 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_mem_walk.2262199302 Aug 27 08:00:02 AM UTC 24 Aug 27 08:00:21 AM UTC 24 2941274199 ps
T172 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_partial_access.3275836433 Aug 27 08:00:19 AM UTC 24 Aug 27 08:00:34 AM UTC 24 1634194689 ps
T25 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.4213483007 Aug 27 07:59:32 AM UTC 24 Aug 27 08:00:39 AM UTC 24 906118147 ps
T117 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_bijection.1189196834 Aug 27 07:59:34 AM UTC 24 Aug 27 08:00:41 AM UTC 24 3372484404 ps
T65 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_executable.1136036298 Aug 27 07:59:39 AM UTC 24 Aug 27 08:00:41 AM UTC 24 8728345648 ps
T118 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_throughput_w_partial_write.997593105 Aug 27 08:00:42 AM UTC 24 Aug 27 08:00:46 AM UTC 24 42842500 ps
T119 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_throughput_w_partial_write.3233605501 Aug 27 07:59:31 AM UTC 24 Aug 27 08:00:50 AM UTC 24 175624349 ps
T21 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_lc_escalation.658341194 Aug 27 08:00:42 AM UTC 24 Aug 27 08:00:52 AM UTC 24 701918661 ps
T120 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_ram_cfg.1504928527 Aug 27 08:00:53 AM UTC 24 Aug 27 08:00:55 AM UTC 24 32380427 ps
T121 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_max_throughput.1139771506 Aug 27 07:59:37 AM UTC 24 Aug 27 08:01:00 AM UTC 24 134973786 ps
T88 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_mem_partial_access.933065141 Aug 27 08:00:58 AM UTC 24 Aug 27 08:01:02 AM UTC 24 362864902 ps
T122 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_bijection.1637459606 Aug 27 07:59:33 AM UTC 24 Aug 27 08:01:04 AM UTC 24 5581425959 ps
T44 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_mem_walk.1590891015 Aug 27 08:00:57 AM UTC 24 Aug 27 08:01:05 AM UTC 24 1226055140 ps
T173 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_alert_test.3522841946 Aug 27 08:01:04 AM UTC 24 Aug 27 08:01:07 AM UTC 24 161850473 ps
T152 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_smoke.1016202215 Aug 27 08:00:15 AM UTC 24 Aug 27 08:01:08 AM UTC 24 1288895949 ps
T174 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_max_throughput.27450782 Aug 27 08:00:35 AM UTC 24 Aug 27 08:01:09 AM UTC 24 192924556 ps
T175 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_bijection.1368122432 Aug 27 08:00:15 AM UTC 24 Aug 27 08:01:29 AM UTC 24 2508967967 ps
T103 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_stress_pipeline.1585036574 Aug 27 07:58:43 AM UTC 24 Aug 27 08:01:34 AM UTC 24 6482669588 ps
T158 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_throughput_w_partial_write.1488994398 Aug 27 07:59:54 AM UTC 24 Aug 27 08:01:41 AM UTC 24 1834648054 ps
T176 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_max_throughput.268880774 Aug 27 08:01:42 AM UTC 24 Aug 27 08:01:50 AM UTC 24 242327455 ps
T177 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_partial_access.2579667576 Aug 27 08:01:30 AM UTC 24 Aug 27 08:01:57 AM UTC 24 2826852424 ps
T17 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.801027172 Aug 27 08:00:08 AM UTC 24 Aug 27 08:02:00 AM UTC 24 1047909458 ps
T157 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_smoke.260313054 Aug 27 08:01:06 AM UTC 24 Aug 27 08:02:04 AM UTC 24 431388702 ps
T178 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_lc_escalation.579069727 Aug 27 08:01:58 AM UTC 24 Aug 27 08:02:07 AM UTC 24 830851611 ps
T160 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_bijection.2681788946 Aug 27 08:01:09 AM UTC 24 Aug 27 08:02:11 AM UTC 24 7837519830 ps
T179 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_ram_cfg.3066057483 Aug 27 08:02:13 AM UTC 24 Aug 27 08:02:15 AM UTC 24 87809463 ps
T180 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_mem_walk.3663284533 Aug 27 08:02:16 AM UTC 24 Aug 27 08:02:31 AM UTC 24 5517422979 ps
T40 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.2498938247 Aug 27 08:01:01 AM UTC 24 Aug 27 08:02:33 AM UTC 24 14128699641 ps
T18 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_regwen.2483802739 Aug 27 07:58:43 AM UTC 24 Aug 27 08:02:35 AM UTC 24 2184735023 ps
T47 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_mem_partial_access.2455996375 Aug 27 08:02:32 AM UTC 24 Aug 27 08:02:40 AM UTC 24 184951396 ps
T181 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_alert_test.3367941818 Aug 27 08:02:40 AM UTC 24 Aug 27 08:02:42 AM UTC 24 21711938 ps
T182 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_smoke.3364145241 Aug 27 08:02:43 AM UTC 24 Aug 27 08:02:47 AM UTC 24 207784839 ps
T53 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.1850440223 Aug 27 07:59:33 AM UTC 24 Aug 27 08:03:12 AM UTC 24 1003839546 ps
T54 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.2609521605 Aug 27 07:58:44 AM UTC 24 Aug 27 08:03:18 AM UTC 24 1035686344 ps
T104 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_stress_pipeline.1411476103 Aug 27 08:00:17 AM UTC 24 Aug 27 08:03:24 AM UTC 24 11676008620 ps
T183 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_throughput_w_partial_write.1435792748 Aug 27 08:01:50 AM UTC 24 Aug 27 08:03:29 AM UTC 24 150685507 ps
T184 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_partial_access.1468327607 Aug 27 08:03:24 AM UTC 24 Aug 27 08:03:40 AM UTC 24 1665550258 ps
T19 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_regwen.1675243049 Aug 27 07:59:32 AM UTC 24 Aug 27 08:03:50 AM UTC 24 29822649746 ps
T105 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_partial_access_b2b.982686708 Aug 27 07:58:43 AM UTC 24 Aug 27 08:03:50 AM UTC 24 19568305298 ps
T185 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_lc_escalation.1467573923 Aug 27 08:03:51 AM UTC 24 Aug 27 08:03:58 AM UTC 24 1237847180 ps
T153 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_multiple_keys.1483215197 Aug 27 07:58:43 AM UTC 24 Aug 27 08:03:59 AM UTC 24 30466486418 ps
T186 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_throughput_w_partial_write.3049122981 Aug 27 08:03:51 AM UTC 24 Aug 27 08:04:05 AM UTC 24 81528421 ps
T106 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_stress_pipeline.2902562325 Aug 27 07:58:43 AM UTC 24 Aug 27 08:04:07 AM UTC 24 10619762452 ps
T187 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_ram_cfg.3659801000 Aug 27 08:04:08 AM UTC 24 Aug 27 08:04:10 AM UTC 24 47204943 ps
T55 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.1992597968 Aug 27 08:02:34 AM UTC 24 Aug 27 08:04:16 AM UTC 24 6529462884 ps
T107 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_partial_access_b2b.1609635431 Aug 27 07:59:33 AM UTC 24 Aug 27 08:04:18 AM UTC 24 17236631043 ps
T188 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_max_throughput.3811226766 Aug 27 08:03:41 AM UTC 24 Aug 27 08:04:20 AM UTC 24 431549532 ps
T189 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_mem_walk.3261831976 Aug 27 08:04:11 AM UTC 24 Aug 27 08:04:21 AM UTC 24 343680285 ps
T190 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_alert_test.3826741536 Aug 27 08:04:21 AM UTC 24 Aug 27 08:04:24 AM UTC 24 95827516 ps
T56 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_mem_partial_access.1550633364 Aug 27 08:04:17 AM UTC 24 Aug 27 08:04:25 AM UTC 24 98184695 ps
T108 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_stress_pipeline.3296133545 Aug 27 07:59:34 AM UTC 24 Aug 27 08:04:30 AM UTC 24 23865744581 ps
T109 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_partial_access_b2b.2424056550 Aug 27 07:58:43 AM UTC 24 Aug 27 08:04:34 AM UTC 24 4805127573 ps
T191 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_stress_pipeline.1232387729 Aug 27 07:59:33 AM UTC 24 Aug 27 08:04:37 AM UTC 24 4742862093 ps
T138 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_executable.1090161390 Aug 27 07:59:33 AM UTC 24 Aug 27 08:04:38 AM UTC 24 16558241691 ps
T192 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_bijection.2526478721 Aug 27 08:03:13 AM UTC 24 Aug 27 08:04:44 AM UTC 24 31780321053 ps
T193 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_max_throughput.3856604692 Aug 27 08:04:45 AM UTC 24 Aug 27 08:04:51 AM UTC 24 187368742 ps
T194 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_multiple_keys.2233570159 Aug 27 08:01:07 AM UTC 24 Aug 27 08:04:56 AM UTC 24 382273962 ps
T195 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_partial_access.1817021589 Aug 27 08:04:38 AM UTC 24 Aug 27 08:04:56 AM UTC 24 319450557 ps
T196 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_lc_escalation.2540785213 Aug 27 08:04:57 AM UTC 24 Aug 27 08:05:08 AM UTC 24 806793388 ps
T197 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_stress_pipeline.3425328583 Aug 27 07:59:48 AM UTC 24 Aug 27 08:05:13 AM UTC 24 3015217144 ps
T198 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_bijection.3784761531 Aug 27 08:04:31 AM UTC 24 Aug 27 08:05:44 AM UTC 24 4356354098 ps
T199 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_ram_cfg.610965476 Aug 27 08:05:45 AM UTC 24 Aug 27 08:05:47 AM UTC 24 47944032 ps
T150 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_partial_access_b2b.1110918425 Aug 27 07:58:44 AM UTC 24 Aug 27 08:05:50 AM UTC 24 68287492482 ps
T200 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_stress_pipeline.192484308 Aug 27 08:03:18 AM UTC 24 Aug 27 08:05:55 AM UTC 24 1710429512 ps
T146 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_executable.409351548 Aug 27 08:02:04 AM UTC 24 Aug 27 08:05:56 AM UTC 24 10856591794 ps
T201 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_mem_walk.1315676405 Aug 27 08:05:48 AM UTC 24 Aug 27 08:05:57 AM UTC 24 1332823057 ps
T89 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_mem_partial_access.3775416829 Aug 27 08:05:51 AM UTC 24 Aug 27 08:05:57 AM UTC 24 257922153 ps
T69 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.3933588351 Aug 27 08:04:19 AM UTC 24 Aug 27 08:05:59 AM UTC 24 6193292874 ps
T202 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_alert_test.1733599664 Aug 27 08:05:58 AM UTC 24 Aug 27 08:06:00 AM UTC 24 11454921 ps
T203 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_stress_pipeline.4228042882 Aug 27 07:58:44 AM UTC 24 Aug 27 08:06:02 AM UTC 24 3874813676 ps
T204 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_smoke.3860835979 Aug 27 08:04:25 AM UTC 24 Aug 27 08:06:04 AM UTC 24 2499764220 ps
T70 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.685491928 Aug 27 08:05:56 AM UTC 24 Aug 27 08:06:09 AM UTC 24 550682449 ps
T205 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_partial_access.433800634 Aug 27 08:06:04 AM UTC 24 Aug 27 08:06:13 AM UTC 24 162484402 ps
T206 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_smoke.1070527578 Aug 27 08:05:58 AM UTC 24 Aug 27 08:06:13 AM UTC 24 180043451 ps
T207 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_throughput_w_partial_write.1162211963 Aug 27 08:06:14 AM UTC 24 Aug 27 08:06:16 AM UTC 24 38866812 ps
T208 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_throughput_w_partial_write.2104771641 Aug 27 08:04:52 AM UTC 24 Aug 27 08:06:17 AM UTC 24 593998308 ps
T209 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_max_throughput.929834183 Aug 27 08:06:14 AM UTC 24 Aug 27 08:06:21 AM UTC 24 231280940 ps
T210 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_lc_escalation.3369675735 Aug 27 08:06:18 AM UTC 24 Aug 27 08:06:33 AM UTC 24 1888756066 ps
T37 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_access_during_key_req.4148775715 Aug 27 07:58:43 AM UTC 24 Aug 27 08:06:45 AM UTC 24 2555994652 ps
T211 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_bijection.1124988364 Aug 27 08:06:01 AM UTC 24 Aug 27 08:06:47 AM UTC 24 6070337149 ps
T212 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_ram_cfg.1777971169 Aug 27 08:06:46 AM UTC 24 Aug 27 08:06:48 AM UTC 24 64715511 ps
T151 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_mem_partial_access.702267160 Aug 27 08:06:49 AM UTC 24 Aug 27 08:06:55 AM UTC 24 146681202 ps
T213 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_mem_walk.2466607745 Aug 27 08:06:48 AM UTC 24 Aug 27 08:06:56 AM UTC 24 98854028 ps
T149 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_regwen.583188078 Aug 27 07:59:56 AM UTC 24 Aug 27 08:07:19 AM UTC 24 8906499019 ps
T214 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_alert_test.2767842572 Aug 27 08:07:20 AM UTC 24 Aug 27 08:07:21 AM UTC 24 46661809 ps
T215 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_partial_access_b2b.2521366985 Aug 27 07:59:36 AM UTC 24 Aug 27 08:07:27 AM UTC 24 6013425686 ps
T216 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_stress_pipeline.690620945 Aug 27 08:01:11 AM UTC 24 Aug 27 08:07:36 AM UTC 24 3476803792 ps
T217 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_smoke.4207703195 Aug 27 08:07:23 AM UTC 24 Aug 27 08:07:49 AM UTC 24 444860779 ps
T218 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_partial_access_b2b.2366763999 Aug 27 08:01:35 AM UTC 24 Aug 27 08:08:02 AM UTC 24 51344109634 ps
T219 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.1449789845 Aug 27 08:06:55 AM UTC 24 Aug 27 08:08:06 AM UTC 24 19365218552 ps
T220 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_bijection.1705227990 Aug 27 08:07:37 AM UTC 24 Aug 27 08:08:40 AM UTC 24 7446566681 ps
T154 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_partial_access_b2b.3279006793 Aug 27 08:00:23 AM UTC 24 Aug 27 08:08:42 AM UTC 24 81353586074 ps
T221 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_partial_access.2323810610 Aug 27 08:08:03 AM UTC 24 Aug 27 08:08:44 AM UTC 24 263861978 ps
T222 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_lc_escalation.2301367331 Aug 27 08:08:45 AM UTC 24 Aug 27 08:08:57 AM UTC 24 715372279 ps
T223 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_throughput_w_partial_write.3670946477 Aug 27 08:08:42 AM UTC 24 Aug 27 08:09:07 AM UTC 24 93520990 ps
T224 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_max_throughput.2861913367 Aug 27 08:08:41 AM UTC 24 Aug 27 08:09:16 AM UTC 24 1242101603 ps
T155 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_stress_all.1088599229 Aug 27 07:58:43 AM UTC 24 Aug 27 08:09:17 AM UTC 24 15090435856 ps
T225 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_ram_cfg.786514980 Aug 27 08:09:17 AM UTC 24 Aug 27 08:09:20 AM UTC 24 48289929 ps
T38 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_access_during_key_req.1591271155 Aug 27 07:59:39 AM UTC 24 Aug 27 08:09:25 AM UTC 24 4299652486 ps
T226 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_mem_partial_access.1691453085 Aug 27 08:09:21 AM UTC 24 Aug 27 08:09:26 AM UTC 24 340802506 ps
T135 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/7.sram_ctrl_regwen.841678306 Aug 27 08:02:07 AM UTC 24 Aug 27 08:09:29 AM UTC 24 6633080126 ps
T227 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_alert_test.4143605917 Aug 27 08:09:30 AM UTC 24 Aug 27 08:09:32 AM UTC 24 167086271 ps
T228 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_mem_walk.1937383082 Aug 27 08:09:18 AM UTC 24 Aug 27 08:09:35 AM UTC 24 2715229646 ps
T229 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_multiple_keys.4093094574 Aug 27 07:58:44 AM UTC 24 Aug 27 08:09:39 AM UTC 24 34889681425 ps
T230 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_smoke.3219642244 Aug 27 08:09:33 AM UTC 24 Aug 27 08:09:52 AM UTC 24 1141028096 ps
T231 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_stress_pipeline.4044941713 Aug 27 08:04:35 AM UTC 24 Aug 27 08:10:39 AM UTC 24 3079552292 ps
T136 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_regwen.1005632474 Aug 27 07:58:44 AM UTC 24 Aug 27 08:10:40 AM UTC 24 22255656218 ps
T232 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_multiple_keys.2317318867 Aug 27 08:00:15 AM UTC 24 Aug 27 08:10:44 AM UTC 24 1905258726 ps
T233 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_bijection.1759758258 Aug 27 08:09:40 AM UTC 24 Aug 27 08:10:49 AM UTC 24 9250380105 ps
T234 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_max_throughput.2527714936 Aug 27 08:10:45 AM UTC 24 Aug 27 08:10:54 AM UTC 24 124885553 ps
T235 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_lc_escalation.2220143598 Aug 27 08:10:51 AM UTC 24 Aug 27 08:11:03 AM UTC 24 10245407603 ps
T236 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_partial_access.3380483542 Aug 27 08:10:41 AM UTC 24 Aug 27 08:11:07 AM UTC 24 1033374945 ps
T237 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_throughput_w_partial_write.4145443814 Aug 27 08:10:50 AM UTC 24 Aug 27 08:11:09 AM UTC 24 83489341 ps
T238 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_ram_cfg.2103520265 Aug 27 08:11:10 AM UTC 24 Aug 27 08:11:12 AM UTC 24 48590118 ps
T239 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_stress_pipeline.952533629 Aug 27 08:06:02 AM UTC 24 Aug 27 08:11:17 AM UTC 24 13283196692 ps
T240 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_mem_partial_access.1764598259 Aug 27 08:11:18 AM UTC 24 Aug 27 08:11:24 AM UTC 24 379446551 ps
T241 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_mem_walk.144930862 Aug 27 08:11:13 AM UTC 24 Aug 27 08:11:29 AM UTC 24 3112960694 ps
T242 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_alert_test.2186667942 Aug 27 08:11:30 AM UTC 24 Aug 27 08:11:32 AM UTC 24 19204921 ps
T243 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_smoke.4009706027 Aug 27 08:11:33 AM UTC 24 Aug 27 08:11:36 AM UTC 24 108593138 ps
T48 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.177624220 Aug 27 08:11:22 AM UTC 24 Aug 27 08:11:47 AM UTC 24 6762766454 ps
T159 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_partial_access_b2b.3855705075 Aug 27 08:06:09 AM UTC 24 Aug 27 08:11:55 AM UTC 24 24318536590 ps
T244 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_stress_pipeline.3530219961 Aug 27 08:07:50 AM UTC 24 Aug 27 08:12:01 AM UTC 24 3695925483 ps
T245 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_partial_access_b2b.4057224850 Aug 27 07:59:52 AM UTC 24 Aug 27 08:12:05 AM UTC 24 53378240068 ps
T246 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_partial_access_b2b.403937033 Aug 27 08:04:39 AM UTC 24 Aug 27 08:12:07 AM UTC 24 25984247660 ps
T247 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_partial_access_b2b.766230190 Aug 27 08:08:07 AM UTC 24 Aug 27 08:12:08 AM UTC 24 2649473757 ps
T39 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_access_during_key_req.3989035549 Aug 27 08:03:59 AM UTC 24 Aug 27 08:12:16 AM UTC 24 1884718996 ps
T137 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_regwen.3482854305 Aug 27 07:59:33 AM UTC 24 Aug 27 08:12:16 AM UTC 24 44971719339 ps
T248 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_bijection.2662127239 Aug 27 08:11:47 AM UTC 24 Aug 27 08:12:25 AM UTC 24 6841904453 ps
T249 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_multiple_keys.611702485 Aug 27 07:59:47 AM UTC 24 Aug 27 08:12:27 AM UTC 24 65873562311 ps
T250 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_lc_escalation.4211301935 Aug 27 08:12:17 AM UTC 24 Aug 27 08:12:29 AM UTC 24 2050310428 ps
T251 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_ram_cfg.2184698735 Aug 27 08:12:29 AM UTC 24 Aug 27 08:12:32 AM UTC 24 74036039 ps
T252 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_multiple_keys.3877205847 Aug 27 07:58:43 AM UTC 24 Aug 27 08:12:34 AM UTC 24 9169937197 ps
T253 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_partial_access_b2b.422131388 Aug 27 08:03:30 AM UTC 24 Aug 27 08:12:36 AM UTC 24 17811132019 ps
T254 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_mem_partial_access.2904547222 Aug 27 08:12:34 AM UTC 24 Aug 27 08:12:40 AM UTC 24 598596339 ps
T255 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_throughput_w_partial_write.2098106488 Aug 27 08:12:10 AM UTC 24 Aug 27 08:12:41 AM UTC 24 228011104 ps
T256 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_alert_test.685212523 Aug 27 08:12:42 AM UTC 24 Aug 27 08:12:44 AM UTC 24 23263560 ps
T257 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_mem_walk.2098201754 Aug 27 08:12:32 AM UTC 24 Aug 27 08:12:45 AM UTC 24 1781096938 ps
T258 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_max_throughput.29397420 Aug 27 08:12:09 AM UTC 24 Aug 27 08:13:04 AM UTC 24 286094793 ps
T259 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_access_during_key_req.3618301244 Aug 27 07:59:33 AM UTC 24 Aug 27 08:13:08 AM UTC 24 16040447944 ps
T260 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/2.sram_ctrl_access_during_key_req.1929908505 Aug 27 07:59:32 AM UTC 24 Aug 27 08:13:14 AM UTC 24 3350501677 ps
T141 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_regwen.2516170539 Aug 27 07:59:39 AM UTC 24 Aug 27 08:13:20 AM UTC 24 13273026080 ps
T261 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_partial_access.3868123859 Aug 27 08:12:01 AM UTC 24 Aug 27 08:13:22 AM UTC 24 2122386972 ps
T262 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_max_throughput.1838620229 Aug 27 08:13:23 AM UTC 24 Aug 27 08:13:26 AM UTC 24 147621341 ps
T139 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_executable.1308473109 Aug 27 07:58:44 AM UTC 24 Aug 27 08:13:33 AM UTC 24 4857041215 ps
T263 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_bijection.1319685500 Aug 27 08:13:05 AM UTC 24 Aug 27 08:13:44 AM UTC 24 2095354603 ps
T264 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_throughput_w_partial_write.936360568 Aug 27 08:13:27 AM UTC 24 Aug 27 08:13:44 AM UTC 24 282333503 ps
T265 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_lc_escalation.3600187192 Aug 27 08:13:35 AM UTC 24 Aug 27 08:13:48 AM UTC 24 1007306980 ps
T266 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_smoke.3851146329 Aug 27 08:12:45 AM UTC 24 Aug 27 08:14:04 AM UTC 24 237926623 ps
T267 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_ram_cfg.732233700 Aug 27 08:14:05 AM UTC 24 Aug 27 08:14:08 AM UTC 24 78602658 ps
T268 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_mem_walk.683881258 Aug 27 08:14:08 AM UTC 24 Aug 27 08:14:23 AM UTC 24 2629609768 ps
T269 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_mem_partial_access.3718762268 Aug 27 08:14:24 AM UTC 24 Aug 27 08:14:29 AM UTC 24 92341278 ps
T140 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/8.sram_ctrl_regwen.2094927274 Aug 27 08:04:06 AM UTC 24 Aug 27 08:14:40 AM UTC 24 141344308701 ps
T270 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_access_during_key_req.1386174278 Aug 27 08:04:57 AM UTC 24 Aug 27 08:14:51 AM UTC 24 3219690748 ps
T271 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_alert_test.4126084662 Aug 27 08:14:52 AM UTC 24 Aug 27 08:14:54 AM UTC 24 14382469 ps
T272 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/14.sram_ctrl_partial_access.1290314684 Aug 27 08:13:15 AM UTC 24 Aug 27 08:14:58 AM UTC 24 3092597744 ps
T273 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/4.sram_ctrl_multiple_keys.869604952 Aug 27 07:59:33 AM UTC 24 Aug 27 08:15:05 AM UTC 24 3856509780 ps
T274 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/1.sram_ctrl_access_during_key_req.624792641 Aug 27 07:58:43 AM UTC 24 Aug 27 08:15:08 AM UTC 24 3799818014 ps
T49 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2890351809 Aug 27 08:09:26 AM UTC 24 Aug 27 08:15:13 AM UTC 24 3493282312 ps
T275 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/13.sram_ctrl_stress_pipeline.3560189669 Aug 27 08:11:55 AM UTC 24 Aug 27 08:15:19 AM UTC 24 9847323257 ps
T276 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_multiple_keys.3466436850 Aug 27 08:07:29 AM UTC 24 Aug 27 08:15:23 AM UTC 24 25902265627 ps
T277 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_smoke.539072243 Aug 27 08:14:55 AM UTC 24 Aug 27 08:15:34 AM UTC 24 203957906 ps
T278 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_bijection.1908101320 Aug 27 08:15:06 AM UTC 24 Aug 27 08:15:36 AM UTC 24 1044045554 ps
T279 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_stress_pipeline.2528231010 Aug 27 08:09:53 AM UTC 24 Aug 27 08:15:36 AM UTC 24 10815592686 ps
T280 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_executable.2579832291 Aug 27 08:05:09 AM UTC 24 Aug 27 08:15:45 AM UTC 24 19526705610 ps
T281 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_partial_access.402998626 Aug 27 08:15:14 AM UTC 24 Aug 27 08:15:45 AM UTC 24 449732211 ps
T282 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_lc_escalation.384481325 Aug 27 08:15:37 AM UTC 24 Aug 27 08:15:48 AM UTC 24 1561927148 ps
T283 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_ram_cfg.1135212008 Aug 27 08:15:49 AM UTC 24 Aug 27 08:15:51 AM UTC 24 32573108 ps
T284 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_mem_walk.544780777 Aug 27 08:15:52 AM UTC 24 Aug 27 08:16:00 AM UTC 24 74450994 ps
T285 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_smoke.67686866 Aug 27 08:16:17 AM UTC 24 Aug 27 08:16:46 AM UTC 24 421706525 ps
T286 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/0.sram_ctrl_executable.3393587019 Aug 27 07:58:43 AM UTC 24 Aug 27 08:16:00 AM UTC 24 21476962728 ps
T287 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_mem_partial_access.1716583999 Aug 27 08:16:00 AM UTC 24 Aug 27 08:16:09 AM UTC 24 199663823 ps
T288 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/6.sram_ctrl_access_during_key_req.2719580482 Aug 27 08:00:42 AM UTC 24 Aug 27 08:16:13 AM UTC 24 3176824374 ps
T289 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_alert_test.725826765 Aug 27 08:16:14 AM UTC 24 Aug 27 08:16:15 AM UTC 24 31627843 ps
T290 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_max_throughput.1593219348 Aug 27 08:15:23 AM UTC 24 Aug 27 08:16:18 AM UTC 24 116264558 ps
T291 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.3370328444 Aug 27 08:16:01 AM UTC 24 Aug 27 08:16:26 AM UTC 24 488351632 ps
T147 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/11.sram_ctrl_stress_all.3070715988 Aug 27 08:09:27 AM UTC 24 Aug 27 08:16:26 AM UTC 24 9683030972 ps
T292 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_multiple_keys.156789277 Aug 27 08:09:35 AM UTC 24 Aug 27 08:16:34 AM UTC 24 44122974005 ps
T293 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/10.sram_ctrl_multiple_keys.2162796680 Aug 27 08:06:00 AM UTC 24 Aug 27 08:16:43 AM UTC 24 42367335653 ps
T294 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/15.sram_ctrl_throughput_w_partial_write.2555590382 Aug 27 08:15:35 AM UTC 24 Aug 27 08:16:56 AM UTC 24 513225311 ps
T295 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/3.sram_ctrl_multiple_keys.3922056135 Aug 27 07:59:33 AM UTC 24 Aug 27 08:17:04 AM UTC 24 20209359673 ps
T296 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_lc_escalation.729534220 Aug 27 08:16:58 AM UTC 24 Aug 27 08:17:09 AM UTC 24 1052340436 ps
T297 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_throughput_w_partial_write.535565941 Aug 27 08:16:58 AM UTC 24 Aug 27 08:17:09 AM UTC 24 131872213 ps
T298 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/5.sram_ctrl_access_during_key_req.2784666900 Aug 27 07:59:56 AM UTC 24 Aug 27 08:17:14 AM UTC 24 3250504392 ps
T299 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_bijection.1523855778 Aug 27 08:16:27 AM UTC 24 Aug 27 08:17:14 AM UTC 24 1391241229 ps
T300 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_ram_cfg.1664871269 Aug 27 08:17:15 AM UTC 24 Aug 27 08:17:17 AM UTC 24 28053145 ps
T301 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/12.sram_ctrl_regwen.539233657 Aug 27 08:11:08 AM UTC 24 Aug 27 08:17:23 AM UTC 24 2861678313 ps
T302 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_mem_partial_access.3965705271 Aug 27 08:17:18 AM UTC 24 Aug 27 08:17:24 AM UTC 24 353587698 ps
T303 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/9.sram_ctrl_multiple_keys.3904266682 Aug 27 08:04:26 AM UTC 24 Aug 27 08:17:25 AM UTC 24 2732024815 ps
T304 /workspaces/repo/scratch/os_regression_2024_08_26/sram_ctrl_ret-sim-vcs/coverage/default/16.sram_ctrl_alert_test.4198806836 Aug 27 08:17:26 AM UTC 24 Aug 27 08:17:28 AM UTC 24 28500716 ps