T873 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/43.uart_perf.511653963 |
|
|
Oct 15 11:12:15 AM UTC 24 |
Oct 15 11:14:33 AM UTC 24 |
8676587426 ps |
T874 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_tx_ovrd.102623108 |
|
|
Oct 15 11:14:30 AM UTC 24 |
Oct 15 11:14:39 AM UTC 24 |
1226693607 ps |
T875 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/45.uart_stress_all_with_rand_reset.3836609421 |
|
|
Oct 15 11:13:20 AM UTC 24 |
Oct 15 11:14:42 AM UTC 24 |
10211604302 ps |
T876 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_intr.179921551 |
|
|
Oct 15 11:14:18 AM UTC 24 |
Oct 15 11:14:42 AM UTC 24 |
85061895030 ps |
T155 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/45.uart_fifo_reset.3484529089 |
|
|
Oct 15 11:13:07 AM UTC 24 |
Oct 15 11:14:46 AM UTC 24 |
115964949510 ps |
T877 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_alert_test.1379558574 |
|
|
Oct 15 11:14:47 AM UTC 24 |
Oct 15 11:14:49 AM UTC 24 |
17110977 ps |
T878 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_loopback.1924287381 |
|
|
Oct 15 11:14:30 AM UTC 24 |
Oct 15 11:14:52 AM UTC 24 |
5410550428 ps |
T879 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_rx_oversample.4138728124 |
|
|
Oct 15 11:14:18 AM UTC 24 |
Oct 15 11:14:53 AM UTC 24 |
6118503230 ps |
T880 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/46.uart_rx_oversample.2869916614 |
|
|
Oct 15 11:13:35 AM UTC 24 |
Oct 15 11:14:53 AM UTC 24 |
7143809900 ps |
T881 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/45.uart_stress_all.1481780037 |
|
|
Oct 15 11:13:21 AM UTC 24 |
Oct 15 11:14:56 AM UTC 24 |
142980515083 ps |
T882 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_fifo_full.2893205360 |
|
|
Oct 15 11:14:03 AM UTC 24 |
Oct 15 11:14:56 AM UTC 24 |
75234619890 ps |
T883 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/46.uart_noise_filter.826628168 |
|
|
Oct 15 11:13:36 AM UTC 24 |
Oct 15 11:14:57 AM UTC 24 |
146225985067 ps |
T884 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/45.uart_fifo_overflow.739267498 |
|
|
Oct 15 11:13:05 AM UTC 24 |
Oct 15 11:15:02 AM UTC 24 |
133989765118 ps |
T885 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/46.uart_fifo_overflow.1866991821 |
|
|
Oct 15 11:13:29 AM UTC 24 |
Oct 15 11:15:03 AM UTC 24 |
100636115702 ps |
T886 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_smoke.3520999109 |
|
|
Oct 15 11:14:50 AM UTC 24 |
Oct 15 11:15:05 AM UTC 24 |
5641044670 ps |
T887 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/39.uart_long_xfer_wo_dly.502762999 |
|
|
Oct 15 11:10:05 AM UTC 24 |
Oct 15 11:15:06 AM UTC 24 |
205358346750 ps |
T888 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/36.uart_stress_all.2625445526 |
|
|
Oct 15 11:08:48 AM UTC 24 |
Oct 15 11:15:11 AM UTC 24 |
246294504538 ps |
T889 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_tx_ovrd.217499222 |
|
|
Oct 15 11:15:07 AM UTC 24 |
Oct 15 11:15:12 AM UTC 24 |
2023765218 ps |
T890 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_rx_parity_err.1347837393 |
|
|
Oct 15 11:14:26 AM UTC 24 |
Oct 15 11:15:12 AM UTC 24 |
27512307038 ps |
T891 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/24.uart_long_xfer_wo_dly.750723515 |
|
|
Oct 15 11:03:49 AM UTC 24 |
Oct 15 11:15:17 AM UTC 24 |
79704237514 ps |
T892 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_intr.4285152875 |
|
|
Oct 15 11:14:58 AM UTC 24 |
Oct 15 11:15:17 AM UTC 24 |
18866053318 ps |
T893 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/44.uart_rx_parity_err.2982777783 |
|
|
Oct 15 11:12:41 AM UTC 24 |
Oct 15 11:15:17 AM UTC 24 |
50223937530 ps |
T894 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_fifo_overflow.3527591915 |
|
|
Oct 15 11:14:14 AM UTC 24 |
Oct 15 11:15:18 AM UTC 24 |
199921625162 ps |
T895 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_tx_rx.2313980214 |
|
|
Oct 15 11:14:53 AM UTC 24 |
Oct 15 11:15:19 AM UTC 24 |
91376786934 ps |
T896 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_alert_test.2360396350 |
|
|
Oct 15 11:15:18 AM UTC 24 |
Oct 15 11:15:20 AM UTC 24 |
13885020 ps |
T897 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_smoke.1137468247 |
|
|
Oct 15 11:15:18 AM UTC 24 |
Oct 15 11:15:21 AM UTC 24 |
694237110 ps |
T898 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/46.uart_rx_parity_err.2217945071 |
|
|
Oct 15 11:13:38 AM UTC 24 |
Oct 15 11:15:23 AM UTC 24 |
54859284409 ps |
T899 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_rx_oversample.390129205 |
|
|
Oct 15 11:14:58 AM UTC 24 |
Oct 15 11:15:26 AM UTC 24 |
3034016671 ps |
T900 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_noise_filter.2735908495 |
|
|
Oct 15 11:14:19 AM UTC 24 |
Oct 15 11:15:28 AM UTC 24 |
67697935687 ps |
T162 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_fifo_overflow.666506445 |
|
|
Oct 15 11:14:54 AM UTC 24 |
Oct 15 11:15:29 AM UTC 24 |
49497696979 ps |
T901 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/41.uart_perf.4045653984 |
|
|
Oct 15 11:11:10 AM UTC 24 |
Oct 15 11:15:29 AM UTC 24 |
17471151454 ps |
T902 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_rx_parity_err.1735341571 |
|
|
Oct 15 11:15:06 AM UTC 24 |
Oct 15 11:15:32 AM UTC 24 |
11077802043 ps |
T903 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_loopback.1004947135 |
|
|
Oct 15 11:15:12 AM UTC 24 |
Oct 15 11:15:33 AM UTC 24 |
12538617269 ps |
T904 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_intr.1107027758 |
|
|
Oct 15 11:15:29 AM UTC 24 |
Oct 15 11:15:33 AM UTC 24 |
13227468542 ps |
T905 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/46.uart_perf.462214178 |
|
|
Oct 15 11:13:43 AM UTC 24 |
Oct 15 11:15:34 AM UTC 24 |
16176701595 ps |
T906 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_rx_start_bit_filter.121408634 |
|
|
Oct 15 11:15:30 AM UTC 24 |
Oct 15 11:15:35 AM UTC 24 |
3149145252 ps |
T907 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_rx_oversample.944298782 |
|
|
Oct 15 11:15:27 AM UTC 24 |
Oct 15 11:15:37 AM UTC 24 |
2953835205 ps |
T908 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_tx_ovrd.3599162141 |
|
|
Oct 15 11:15:33 AM UTC 24 |
Oct 15 11:15:37 AM UTC 24 |
10397673418 ps |
T909 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_stress_all_with_rand_reset.479911915 |
|
|
Oct 15 11:15:18 AM UTC 24 |
Oct 15 11:15:40 AM UTC 24 |
7384614545 ps |
T910 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_rx_start_bit_filter.239043762 |
|
|
Oct 15 11:15:04 AM UTC 24 |
Oct 15 11:15:41 AM UTC 24 |
45073289597 ps |
T911 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/22.uart_long_xfer_wo_dly.1345928412 |
|
|
Oct 15 11:01:30 AM UTC 24 |
Oct 15 11:15:42 AM UTC 24 |
113973328933 ps |
T912 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_alert_test.145038423 |
|
|
Oct 15 11:15:41 AM UTC 24 |
Oct 15 11:15:43 AM UTC 24 |
51174141 ps |
T913 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_loopback.3009130016 |
|
|
Oct 15 11:15:34 AM UTC 24 |
Oct 15 11:15:51 AM UTC 24 |
7377427629 ps |
T142 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_fifo_overflow.1865202042 |
|
|
Oct 15 11:15:23 AM UTC 24 |
Oct 15 11:15:54 AM UTC 24 |
16260450493 ps |
T914 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_rx_parity_err.2639853439 |
|
|
Oct 15 11:15:33 AM UTC 24 |
Oct 15 11:15:57 AM UTC 24 |
26430511659 ps |
T915 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/45.uart_perf.963040743 |
|
|
Oct 15 11:13:16 AM UTC 24 |
Oct 15 11:16:01 AM UTC 24 |
16349922319 ps |
T168 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_fifo_reset.2662484985 |
|
|
Oct 15 11:15:24 AM UTC 24 |
Oct 15 11:16:01 AM UTC 24 |
10171486206 ps |
T144 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_stress_all_with_rand_reset.374847881 |
|
|
Oct 15 11:15:37 AM UTC 24 |
Oct 15 11:16:04 AM UTC 24 |
4270331233 ps |
T916 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/41.uart_long_xfer_wo_dly.1580011337 |
|
|
Oct 15 11:11:12 AM UTC 24 |
Oct 15 11:16:12 AM UTC 24 |
100188839218 ps |
T917 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/51.uart_stress_all_with_rand_reset.810120972 |
|
|
Oct 15 11:15:52 AM UTC 24 |
Oct 15 11:16:15 AM UTC 24 |
1836647014 ps |
T145 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_fifo_full.1134651504 |
|
|
Oct 15 11:15:21 AM UTC 24 |
Oct 15 11:16:18 AM UTC 24 |
95479030584 ps |
T918 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/41.uart_intr.2096458973 |
|
|
Oct 15 11:10:56 AM UTC 24 |
Oct 15 11:16:19 AM UTC 24 |
203751714937 ps |
T919 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/31.uart_long_xfer_wo_dly.3001863098 |
|
|
Oct 15 11:06:21 AM UTC 24 |
Oct 15 11:16:21 AM UTC 24 |
58641980281 ps |
T214 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/50.uart_fifo_reset.2906120289 |
|
|
Oct 15 11:15:42 AM UTC 24 |
Oct 15 11:16:21 AM UTC 24 |
125313429207 ps |
T920 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/50.uart_stress_all_with_rand_reset.1225297767 |
|
|
Oct 15 11:15:43 AM UTC 24 |
Oct 15 11:16:27 AM UTC 24 |
10547149368 ps |
T921 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_fifo_reset.2400612231 |
|
|
Oct 15 11:14:16 AM UTC 24 |
Oct 15 11:16:28 AM UTC 24 |
106426102981 ps |
T922 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/56.uart_fifo_reset.1396476823 |
|
|
Oct 15 11:16:21 AM UTC 24 |
Oct 15 11:16:29 AM UTC 24 |
6918587192 ps |
T923 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/53.uart_stress_all_with_rand_reset.4252183833 |
|
|
Oct 15 11:16:02 AM UTC 24 |
Oct 15 11:16:30 AM UTC 24 |
3551297295 ps |
T924 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/37.uart_perf.1327386311 |
|
|
Oct 15 11:09:02 AM UTC 24 |
Oct 15 11:16:30 AM UTC 24 |
14579265653 ps |
T925 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/51.uart_fifo_reset.1746545416 |
|
|
Oct 15 11:15:44 AM UTC 24 |
Oct 15 11:16:34 AM UTC 24 |
63271399070 ps |
T926 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/54.uart_fifo_reset.1429815168 |
|
|
Oct 15 11:16:04 AM UTC 24 |
Oct 15 11:16:35 AM UTC 24 |
207934133981 ps |
T927 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/55.uart_stress_all_with_rand_reset.2804624665 |
|
|
Oct 15 11:16:20 AM UTC 24 |
Oct 15 11:16:37 AM UTC 24 |
1104531751 ps |
T928 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_noise_filter.2416402743 |
|
|
Oct 15 11:15:04 AM UTC 24 |
Oct 15 11:16:37 AM UTC 24 |
62954633898 ps |
T929 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/52.uart_stress_all_with_rand_reset.3461683124 |
|
|
Oct 15 11:15:58 AM UTC 24 |
Oct 15 11:16:40 AM UTC 24 |
2035027581 ps |
T930 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/53.uart_fifo_reset.503953501 |
|
|
Oct 15 11:16:01 AM UTC 24 |
Oct 15 11:16:41 AM UTC 24 |
17679689723 ps |
T174 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/58.uart_fifo_reset.3409971836 |
|
|
Oct 15 11:16:29 AM UTC 24 |
Oct 15 11:16:48 AM UTC 24 |
9268368198 ps |
T931 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/44.uart_long_xfer_wo_dly.373911810 |
|
|
Oct 15 11:12:54 AM UTC 24 |
Oct 15 11:16:49 AM UTC 24 |
128609196473 ps |
T932 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/54.uart_stress_all_with_rand_reset.4085366429 |
|
|
Oct 15 11:16:13 AM UTC 24 |
Oct 15 11:16:52 AM UTC 24 |
31163990718 ps |
T933 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_stress_all_with_rand_reset.164343139 |
|
|
Oct 15 11:14:43 AM UTC 24 |
Oct 15 11:16:54 AM UTC 24 |
4035163696 ps |
T934 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/62.uart_stress_all_with_rand_reset.264357722 |
|
|
Oct 15 11:16:42 AM UTC 24 |
Oct 15 11:16:56 AM UTC 24 |
2899704319 ps |
T935 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/56.uart_stress_all_with_rand_reset.4182611130 |
|
|
Oct 15 11:16:22 AM UTC 24 |
Oct 15 11:16:56 AM UTC 24 |
9971529091 ps |
T186 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/52.uart_fifo_reset.3965358189 |
|
|
Oct 15 11:15:55 AM UTC 24 |
Oct 15 11:16:56 AM UTC 24 |
18343866489 ps |
T936 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/46.uart_fifo_full.1010269895 |
|
|
Oct 15 11:13:29 AM UTC 24 |
Oct 15 11:17:05 AM UTC 24 |
152256669356 ps |
T937 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/59.uart_stress_all_with_rand_reset.1739291891 |
|
|
Oct 15 11:16:30 AM UTC 24 |
Oct 15 11:17:11 AM UTC 24 |
21409628112 ps |
T938 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/60.uart_stress_all_with_rand_reset.2724189065 |
|
|
Oct 15 11:16:35 AM UTC 24 |
Oct 15 11:17:12 AM UTC 24 |
18457715911 ps |
T939 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/65.uart_stress_all_with_rand_reset.3099477847 |
|
|
Oct 15 11:16:57 AM UTC 24 |
Oct 15 11:17:17 AM UTC 24 |
4465696000 ps |
T225 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_fifo_reset.3438805670 |
|
|
Oct 15 11:14:56 AM UTC 24 |
Oct 15 11:17:18 AM UTC 24 |
91989529553 ps |
T940 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/57.uart_fifo_reset.3571087767 |
|
|
Oct 15 11:16:22 AM UTC 24 |
Oct 15 11:17:20 AM UTC 24 |
94402802672 ps |
T941 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/57.uart_stress_all_with_rand_reset.3962236767 |
|
|
Oct 15 11:16:28 AM UTC 24 |
Oct 15 11:17:20 AM UTC 24 |
9270293816 ps |
T942 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/45.uart_long_xfer_wo_dly.3109471431 |
|
|
Oct 15 11:13:18 AM UTC 24 |
Oct 15 11:17:23 AM UTC 24 |
111828784957 ps |
T943 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/46.uart_intr.4011533935 |
|
|
Oct 15 11:13:35 AM UTC 24 |
Oct 15 11:17:24 AM UTC 24 |
138935257484 ps |
T944 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/64.uart_fifo_reset.4059295986 |
|
|
Oct 15 11:16:53 AM UTC 24 |
Oct 15 11:17:25 AM UTC 24 |
8428987915 ps |
T945 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_noise_filter.1429343905 |
|
|
Oct 15 11:15:30 AM UTC 24 |
Oct 15 11:17:25 AM UTC 24 |
55046079952 ps |
T206 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/65.uart_fifo_reset.3876114873 |
|
|
Oct 15 11:16:56 AM UTC 24 |
Oct 15 11:17:26 AM UTC 24 |
45113800893 ps |
T946 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/36.uart_perf.1095156099 |
|
|
Oct 15 11:08:45 AM UTC 24 |
Oct 15 11:17:26 AM UTC 24 |
19395369986 ps |
T198 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/55.uart_fifo_reset.907453838 |
|
|
Oct 15 11:16:16 AM UTC 24 |
Oct 15 11:17:37 AM UTC 24 |
231616481580 ps |
T947 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/68.uart_stress_all_with_rand_reset.148185981 |
|
|
Oct 15 11:17:19 AM UTC 24 |
Oct 15 11:17:38 AM UTC 24 |
1306874096 ps |
T948 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/69.uart_fifo_reset.829901609 |
|
|
Oct 15 11:17:21 AM UTC 24 |
Oct 15 11:17:41 AM UTC 24 |
20879048515 ps |
T949 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/66.uart_stress_all_with_rand_reset.3401908089 |
|
|
Oct 15 11:17:05 AM UTC 24 |
Oct 15 11:17:43 AM UTC 24 |
4346549464 ps |
T950 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/61.uart_stress_all_with_rand_reset.1487767945 |
|
|
Oct 15 11:16:39 AM UTC 24 |
Oct 15 11:17:45 AM UTC 24 |
3876798901 ps |
T951 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/45.uart_tx_rx.2158658055 |
|
|
Oct 15 11:13:00 AM UTC 24 |
Oct 15 11:17:46 AM UTC 24 |
94917971345 ps |
T952 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_perf.2655360198 |
|
|
Oct 15 11:15:35 AM UTC 24 |
Oct 15 11:17:46 AM UTC 24 |
2252910062 ps |
T953 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/67.uart_stress_all_with_rand_reset.1399486004 |
|
|
Oct 15 11:17:13 AM UTC 24 |
Oct 15 11:17:46 AM UTC 24 |
8124414950 ps |
T954 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/64.uart_stress_all_with_rand_reset.1724926312 |
|
|
Oct 15 11:16:54 AM UTC 24 |
Oct 15 11:17:50 AM UTC 24 |
5952372612 ps |
T193 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/61.uart_fifo_reset.2087448610 |
|
|
Oct 15 11:16:37 AM UTC 24 |
Oct 15 11:17:53 AM UTC 24 |
24396747458 ps |
T955 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/63.uart_fifo_reset.1958836444 |
|
|
Oct 15 11:16:49 AM UTC 24 |
Oct 15 11:17:55 AM UTC 24 |
33981782872 ps |
T956 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/66.uart_fifo_reset.3178220431 |
|
|
Oct 15 11:16:57 AM UTC 24 |
Oct 15 11:17:56 AM UTC 24 |
67505798277 ps |
T957 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/69.uart_stress_all_with_rand_reset.3140235549 |
|
|
Oct 15 11:17:21 AM UTC 24 |
Oct 15 11:17:57 AM UTC 24 |
9215191658 ps |
T958 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/70.uart_fifo_reset.1546981661 |
|
|
Oct 15 11:17:23 AM UTC 24 |
Oct 15 11:17:58 AM UTC 24 |
76636603065 ps |
T959 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/70.uart_stress_all_with_rand_reset.1149950399 |
|
|
Oct 15 11:17:25 AM UTC 24 |
Oct 15 11:18:01 AM UTC 24 |
8539743232 ps |
T220 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/60.uart_fifo_reset.2911247517 |
|
|
Oct 15 11:16:35 AM UTC 24 |
Oct 15 11:18:03 AM UTC 24 |
365661163343 ps |
T960 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_long_xfer_wo_dly.418417300 |
|
|
Oct 15 11:15:13 AM UTC 24 |
Oct 15 11:18:05 AM UTC 24 |
130849284084 ps |
T961 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/76.uart_fifo_reset.711258054 |
|
|
Oct 15 11:17:47 AM UTC 24 |
Oct 15 11:18:42 AM UTC 24 |
111407296831 ps |
T231 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/75.uart_fifo_reset.3019653579 |
|
|
Oct 15 11:17:46 AM UTC 24 |
Oct 15 11:18:06 AM UTC 24 |
5016452563 ps |
T962 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/74.uart_stress_all_with_rand_reset.905586015 |
|
|
Oct 15 11:17:45 AM UTC 24 |
Oct 15 11:18:42 AM UTC 24 |
1235907253 ps |
T963 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/73.uart_stress_all_with_rand_reset.1723622248 |
|
|
Oct 15 11:17:39 AM UTC 24 |
Oct 15 11:18:08 AM UTC 24 |
21868581710 ps |
T964 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/48.uart_perf.3418347402 |
|
|
Oct 15 11:15:12 AM UTC 24 |
Oct 15 11:18:10 AM UTC 24 |
15625140587 ps |
T965 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/76.uart_stress_all_with_rand_reset.526202473 |
|
|
Oct 15 11:17:47 AM UTC 24 |
Oct 15 11:18:14 AM UTC 24 |
5917806601 ps |
T966 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/30.uart_stress_all.3790308729 |
|
|
Oct 15 11:06:01 AM UTC 24 |
Oct 15 11:18:15 AM UTC 24 |
465634537134 ps |
T967 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/68.uart_fifo_reset.979562441 |
|
|
Oct 15 11:17:18 AM UTC 24 |
Oct 15 11:18:15 AM UTC 24 |
33129992363 ps |
T143 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/42.uart_stress_all.1810389545 |
|
|
Oct 15 11:11:52 AM UTC 24 |
Oct 15 11:18:18 AM UTC 24 |
307617166519 ps |
T968 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/75.uart_stress_all_with_rand_reset.968785093 |
|
|
Oct 15 11:17:47 AM UTC 24 |
Oct 15 11:18:18 AM UTC 24 |
2013761249 ps |
T969 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/80.uart_fifo_reset.3996436191 |
|
|
Oct 15 11:18:02 AM UTC 24 |
Oct 15 11:18:21 AM UTC 24 |
38816347290 ps |
T970 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/62.uart_fifo_reset.3085840829 |
|
|
Oct 15 11:16:42 AM UTC 24 |
Oct 15 11:18:30 AM UTC 24 |
101194125742 ps |
T971 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/33.uart_perf.3739278769 |
|
|
Oct 15 11:07:27 AM UTC 24 |
Oct 15 11:18:31 AM UTC 24 |
16568240262 ps |
T972 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/78.uart_fifo_reset.3229288328 |
|
|
Oct 15 11:17:55 AM UTC 24 |
Oct 15 11:18:31 AM UTC 24 |
9562667108 ps |
T175 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/83.uart_fifo_reset.3513020646 |
|
|
Oct 15 11:18:11 AM UTC 24 |
Oct 15 11:18:34 AM UTC 24 |
11294185844 ps |
T973 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/72.uart_stress_all_with_rand_reset.899896197 |
|
|
Oct 15 11:17:27 AM UTC 24 |
Oct 15 11:18:34 AM UTC 24 |
27635748713 ps |
T974 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/79.uart_stress_all_with_rand_reset.1882334365 |
|
|
Oct 15 11:17:58 AM UTC 24 |
Oct 15 11:18:34 AM UTC 24 |
2186650299 ps |
T975 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/81.uart_stress_all_with_rand_reset.676376771 |
|
|
Oct 15 11:18:07 AM UTC 24 |
Oct 15 11:18:35 AM UTC 24 |
1225653020 ps |
T976 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/74.uart_fifo_reset.880229690 |
|
|
Oct 15 11:17:42 AM UTC 24 |
Oct 15 11:18:36 AM UTC 24 |
34243359241 ps |
T977 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/37.uart_long_xfer_wo_dly.2217878823 |
|
|
Oct 15 11:09:03 AM UTC 24 |
Oct 15 11:18:40 AM UTC 24 |
125883812468 ps |
T978 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/83.uart_stress_all_with_rand_reset.3812706849 |
|
|
Oct 15 11:18:15 AM UTC 24 |
Oct 15 11:18:40 AM UTC 24 |
3848647534 ps |
T979 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/86.uart_stress_all_with_rand_reset.2215813319 |
|
|
Oct 15 11:18:31 AM UTC 24 |
Oct 15 11:18:41 AM UTC 24 |
3792576156 ps |
T255 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/82.uart_fifo_reset.1681797564 |
|
|
Oct 15 11:18:07 AM UTC 24 |
Oct 15 11:18:43 AM UTC 24 |
32093660266 ps |
T980 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/85.uart_stress_all_with_rand_reset.3414975992 |
|
|
Oct 15 11:18:19 AM UTC 24 |
Oct 15 11:18:44 AM UTC 24 |
5481151924 ps |
T981 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/63.uart_stress_all_with_rand_reset.3960240731 |
|
|
Oct 15 11:16:50 AM UTC 24 |
Oct 15 11:18:45 AM UTC 24 |
14116709776 ps |
T982 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/38.uart_stress_all.2867746370 |
|
|
Oct 15 11:09:38 AM UTC 24 |
Oct 15 11:18:45 AM UTC 24 |
211744080658 ps |
T983 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/87.uart_stress_all_with_rand_reset.1543220795 |
|
|
Oct 15 11:18:33 AM UTC 24 |
Oct 15 11:18:48 AM UTC 24 |
2323497280 ps |
T984 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/32.uart_long_xfer_wo_dly.28914086 |
|
|
Oct 15 11:06:54 AM UTC 24 |
Oct 15 11:18:50 AM UTC 24 |
90169631440 ps |
T190 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/72.uart_fifo_reset.2946799711 |
|
|
Oct 15 11:17:26 AM UTC 24 |
Oct 15 11:18:50 AM UTC 24 |
35240828642 ps |
T432 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/73.uart_fifo_reset.4175871947 |
|
|
Oct 15 11:17:37 AM UTC 24 |
Oct 15 11:18:52 AM UTC 24 |
102637279082 ps |
T985 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/92.uart_fifo_reset.4034127850 |
|
|
Oct 15 11:18:42 AM UTC 24 |
Oct 15 11:18:53 AM UTC 24 |
17557906328 ps |
T986 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/90.uart_stress_all_with_rand_reset.3759696610 |
|
|
Oct 15 11:18:40 AM UTC 24 |
Oct 15 11:18:55 AM UTC 24 |
1032607823 ps |
T987 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_tx_rx.2797368075 |
|
|
Oct 15 11:15:19 AM UTC 24 |
Oct 15 11:18:55 AM UTC 24 |
101051717492 ps |
T988 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/77.uart_stress_all_with_rand_reset.3545686978 |
|
|
Oct 15 11:17:54 AM UTC 24 |
Oct 15 11:18:56 AM UTC 24 |
21849985401 ps |
T989 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/84.uart_fifo_reset.617443323 |
|
|
Oct 15 11:18:16 AM UTC 24 |
Oct 15 11:18:56 AM UTC 24 |
22093946565 ps |
T990 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/27.uart_perf.1013715595 |
|
|
Oct 15 11:05:12 AM UTC 24 |
Oct 15 11:18:57 AM UTC 24 |
11832797862 ps |
T991 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/71.uart_stress_all_with_rand_reset.2613273497 |
|
|
Oct 15 11:17:26 AM UTC 24 |
Oct 15 11:18:59 AM UTC 24 |
11737151793 ps |
T212 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/71.uart_fifo_reset.3358535273 |
|
|
Oct 15 11:17:25 AM UTC 24 |
Oct 15 11:19:01 AM UTC 24 |
79874077270 ps |
T992 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/58.uart_stress_all_with_rand_reset.1532527870 |
|
|
Oct 15 11:16:30 AM UTC 24 |
Oct 15 11:19:03 AM UTC 24 |
9341088871 ps |
T993 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/96.uart_fifo_reset.1052414876 |
|
|
Oct 15 11:18:51 AM UTC 24 |
Oct 15 11:19:05 AM UTC 24 |
28602395497 ps |
T994 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/93.uart_fifo_reset.4144727520 |
|
|
Oct 15 11:18:44 AM UTC 24 |
Oct 15 11:19:05 AM UTC 24 |
58699875737 ps |
T995 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/28.uart_perf.979876155 |
|
|
Oct 15 11:05:20 AM UTC 24 |
Oct 15 11:19:09 AM UTC 24 |
26530366365 ps |
T996 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/84.uart_stress_all_with_rand_reset.902572111 |
|
|
Oct 15 11:18:16 AM UTC 24 |
Oct 15 11:19:09 AM UTC 24 |
3622381482 ps |
T195 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/79.uart_fifo_reset.537466670 |
|
|
Oct 15 11:17:58 AM UTC 24 |
Oct 15 11:19:09 AM UTC 24 |
57634483003 ps |
T997 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/81.uart_fifo_reset.714562672 |
|
|
Oct 15 11:18:06 AM UTC 24 |
Oct 15 11:19:16 AM UTC 24 |
20899226117 ps |
T998 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/95.uart_fifo_reset.2111423306 |
|
|
Oct 15 11:18:48 AM UTC 24 |
Oct 15 11:19:17 AM UTC 24 |
73834649836 ps |
T200 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/89.uart_fifo_reset.4234882473 |
|
|
Oct 15 11:18:35 AM UTC 24 |
Oct 15 11:19:20 AM UTC 24 |
66876733540 ps |
T199 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/91.uart_fifo_reset.3733742637 |
|
|
Oct 15 11:18:41 AM UTC 24 |
Oct 15 11:19:21 AM UTC 24 |
17005406795 ps |
T999 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/94.uart_stress_all_with_rand_reset.2172266506 |
|
|
Oct 15 11:18:46 AM UTC 24 |
Oct 15 11:19:21 AM UTC 24 |
8230482904 ps |
T1000 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/86.uart_fifo_reset.3154373798 |
|
|
Oct 15 11:18:22 AM UTC 24 |
Oct 15 11:19:22 AM UTC 24 |
28434907411 ps |
T1001 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_long_xfer_wo_dly.1362649193 |
|
|
Oct 15 11:14:40 AM UTC 24 |
Oct 15 11:19:24 AM UTC 24 |
51109139151 ps |
T1002 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/107.uart_fifo_reset.155285633 |
|
|
Oct 15 11:19:10 AM UTC 24 |
Oct 15 11:19:24 AM UTC 24 |
12773445482 ps |
T1003 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/98.uart_fifo_reset.4114645814 |
|
|
Oct 15 11:18:56 AM UTC 24 |
Oct 15 11:19:25 AM UTC 24 |
159566310633 ps |
T1004 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/82.uart_stress_all_with_rand_reset.2283670501 |
|
|
Oct 15 11:18:09 AM UTC 24 |
Oct 15 11:19:25 AM UTC 24 |
8187114314 ps |
T250 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/94.uart_fifo_reset.2848785360 |
|
|
Oct 15 11:18:46 AM UTC 24 |
Oct 15 11:19:26 AM UTC 24 |
58291188507 ps |
T136 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/99.uart_fifo_reset.940338775 |
|
|
Oct 15 11:18:57 AM UTC 24 |
Oct 15 11:19:26 AM UTC 24 |
64250300431 ps |
T1005 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/88.uart_fifo_reset.4272245792 |
|
|
Oct 15 11:18:35 AM UTC 24 |
Oct 15 11:19:30 AM UTC 24 |
119433765260 ps |
T1006 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/105.uart_fifo_reset.131903994 |
|
|
Oct 15 11:19:09 AM UTC 24 |
Oct 15 11:19:30 AM UTC 24 |
7369028846 ps |
T149 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/35.uart_stress_all.1528189157 |
|
|
Oct 15 11:08:24 AM UTC 24 |
Oct 15 11:19:30 AM UTC 24 |
374082436690 ps |
T230 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/103.uart_fifo_reset.2431256914 |
|
|
Oct 15 11:19:06 AM UTC 24 |
Oct 15 11:19:31 AM UTC 24 |
68165548397 ps |
T1007 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/46.uart_long_xfer_wo_dly.4225963789 |
|
|
Oct 15 11:13:44 AM UTC 24 |
Oct 15 11:19:31 AM UTC 24 |
106853474686 ps |
T1008 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/93.uart_stress_all_with_rand_reset.710922064 |
|
|
Oct 15 11:18:45 AM UTC 24 |
Oct 15 11:19:32 AM UTC 24 |
2182687179 ps |
T1009 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/106.uart_fifo_reset.510768933 |
|
|
Oct 15 11:19:09 AM UTC 24 |
Oct 15 11:19:32 AM UTC 24 |
11071274176 ps |
T1010 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/97.uart_stress_all_with_rand_reset.2354561399 |
|
|
Oct 15 11:18:55 AM UTC 24 |
Oct 15 11:19:33 AM UTC 24 |
3608242749 ps |
T1011 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/80.uart_stress_all_with_rand_reset.1526397518 |
|
|
Oct 15 11:18:04 AM UTC 24 |
Oct 15 11:19:34 AM UTC 24 |
22420359690 ps |
T1012 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/92.uart_stress_all_with_rand_reset.26817717 |
|
|
Oct 15 11:18:44 AM UTC 24 |
Oct 15 11:19:34 AM UTC 24 |
12911967449 ps |
T219 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/100.uart_fifo_reset.3269798112 |
|
|
Oct 15 11:19:00 AM UTC 24 |
Oct 15 11:19:38 AM UTC 24 |
66249697540 ps |
T1013 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/95.uart_stress_all_with_rand_reset.3927218202 |
|
|
Oct 15 11:18:50 AM UTC 24 |
Oct 15 11:19:39 AM UTC 24 |
24487116639 ps |
T1014 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/114.uart_fifo_reset.2135496175 |
|
|
Oct 15 11:19:25 AM UTC 24 |
Oct 15 11:19:40 AM UTC 24 |
9442894090 ps |
T1015 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/99.uart_stress_all_with_rand_reset.2277253244 |
|
|
Oct 15 11:18:58 AM UTC 24 |
Oct 15 11:19:43 AM UTC 24 |
16511302851 ps |
T1016 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/116.uart_fifo_reset.1795733217 |
|
|
Oct 15 11:19:26 AM UTC 24 |
Oct 15 11:19:43 AM UTC 24 |
57443725795 ps |
T1017 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/89.uart_stress_all_with_rand_reset.2332740276 |
|
|
Oct 15 11:18:36 AM UTC 24 |
Oct 15 11:19:46 AM UTC 24 |
4424033972 ps |
T207 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/85.uart_fifo_reset.296281462 |
|
|
Oct 15 11:18:19 AM UTC 24 |
Oct 15 11:19:47 AM UTC 24 |
50375427930 ps |
T161 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/90.uart_fifo_reset.2051498129 |
|
|
Oct 15 11:18:37 AM UTC 24 |
Oct 15 11:19:48 AM UTC 24 |
98039081205 ps |
T1018 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/98.uart_stress_all_with_rand_reset.3136636129 |
|
|
Oct 15 11:18:56 AM UTC 24 |
Oct 15 11:19:48 AM UTC 24 |
3454561221 ps |
T1019 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/96.uart_stress_all_with_rand_reset.2820966841 |
|
|
Oct 15 11:18:53 AM UTC 24 |
Oct 15 11:19:49 AM UTC 24 |
17067135677 ps |
T1020 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/29.uart_long_xfer_wo_dly.1776688424 |
|
|
Oct 15 11:05:38 AM UTC 24 |
Oct 15 11:19:51 AM UTC 24 |
101555043602 ps |
T1021 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/125.uart_fifo_reset.3590731790 |
|
|
Oct 15 11:19:33 AM UTC 24 |
Oct 15 11:19:51 AM UTC 24 |
25788992599 ps |
T1022 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/120.uart_fifo_reset.1153939305 |
|
|
Oct 15 11:19:30 AM UTC 24 |
Oct 15 11:19:53 AM UTC 24 |
58081771196 ps |
T188 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/132.uart_fifo_reset.2655391977 |
|
|
Oct 15 11:19:41 AM UTC 24 |
Oct 15 11:19:57 AM UTC 24 |
18075915246 ps |
T1023 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/134.uart_fifo_reset.528460803 |
|
|
Oct 15 11:19:44 AM UTC 24 |
Oct 15 11:20:02 AM UTC 24 |
18257529268 ps |
T1024 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/111.uart_fifo_reset.791867907 |
|
|
Oct 15 11:19:22 AM UTC 24 |
Oct 15 11:20:02 AM UTC 24 |
74405287924 ps |
T1025 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/113.uart_fifo_reset.2838617884 |
|
|
Oct 15 11:19:23 AM UTC 24 |
Oct 15 11:20:06 AM UTC 24 |
77515909327 ps |
T1026 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/104.uart_fifo_reset.1292819772 |
|
|
Oct 15 11:19:06 AM UTC 24 |
Oct 15 11:20:07 AM UTC 24 |
58647339840 ps |
T1027 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/43.uart_stress_all.1827959550 |
|
|
Oct 15 11:12:19 AM UTC 24 |
Oct 15 11:20:07 AM UTC 24 |
188038654891 ps |
T1028 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/112.uart_fifo_reset.146492834 |
|
|
Oct 15 11:19:22 AM UTC 24 |
Oct 15 11:20:10 AM UTC 24 |
32879531798 ps |
T1029 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/140.uart_fifo_reset.1334521649 |
|
|
Oct 15 11:19:52 AM UTC 24 |
Oct 15 11:20:12 AM UTC 24 |
35640920587 ps |
T1030 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/109.uart_fifo_reset.559299754 |
|
|
Oct 15 11:19:18 AM UTC 24 |
Oct 15 11:20:18 AM UTC 24 |
117741031538 ps |
T1031 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/88.uart_stress_all_with_rand_reset.620761683 |
|
|
Oct 15 11:18:35 AM UTC 24 |
Oct 15 11:20:19 AM UTC 24 |
15483556429 ps |
T1032 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/91.uart_stress_all_with_rand_reset.4199489883 |
|
|
Oct 15 11:18:42 AM UTC 24 |
Oct 15 11:20:20 AM UTC 24 |
3941732882 ps |
T176 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/87.uart_fifo_reset.2213436612 |
|
|
Oct 15 11:18:32 AM UTC 24 |
Oct 15 11:20:21 AM UTC 24 |
55169644885 ps |
T1033 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/128.uart_fifo_reset.1310520319 |
|
|
Oct 15 11:19:35 AM UTC 24 |
Oct 15 11:20:27 AM UTC 24 |
70235010990 ps |
T1034 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/139.uart_fifo_reset.1366864351 |
|
|
Oct 15 11:19:50 AM UTC 24 |
Oct 15 11:20:28 AM UTC 24 |
60201412454 ps |
T196 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/138.uart_fifo_reset.1288377863 |
|
|
Oct 15 11:19:50 AM UTC 24 |
Oct 15 11:20:28 AM UTC 24 |
29793259274 ps |
T1035 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/49.uart_long_xfer_wo_dly.337222965 |
|
|
Oct 15 11:15:36 AM UTC 24 |
Oct 15 11:20:28 AM UTC 24 |
303378779297 ps |
T1036 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/34.uart_long_xfer_wo_dly.3951255350 |
|
|
Oct 15 11:07:57 AM UTC 24 |
Oct 15 11:20:29 AM UTC 24 |
125240932054 ps |
T425 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/115.uart_fifo_reset.1565212223 |
|
|
Oct 15 11:19:25 AM UTC 24 |
Oct 15 11:20:32 AM UTC 24 |
17098698118 ps |
T165 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/67.uart_fifo_reset.314722038 |
|
|
Oct 15 11:17:11 AM UTC 24 |
Oct 15 11:20:32 AM UTC 24 |
161261532971 ps |
T1037 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/123.uart_fifo_reset.1185768295 |
|
|
Oct 15 11:19:31 AM UTC 24 |
Oct 15 11:20:34 AM UTC 24 |
16383890838 ps |
T245 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/149.uart_fifo_reset.626831144 |
|
|
Oct 15 11:20:11 AM UTC 24 |
Oct 15 11:20:35 AM UTC 24 |
23263952121 ps |
T177 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/108.uart_fifo_reset.1117762966 |
|
|
Oct 15 11:19:16 AM UTC 24 |
Oct 15 11:20:35 AM UTC 24 |
90500038881 ps |
T205 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/148.uart_fifo_reset.1763782732 |
|
|
Oct 15 11:20:09 AM UTC 24 |
Oct 15 11:20:36 AM UTC 24 |
30081977432 ps |
T1038 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/122.uart_fifo_reset.147646515 |
|
|
Oct 15 11:19:31 AM UTC 24 |
Oct 15 11:20:36 AM UTC 24 |
206759959086 ps |
T1039 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/156.uart_fifo_reset.3472163510 |
|
|
Oct 15 11:20:28 AM UTC 24 |
Oct 15 11:20:41 AM UTC 24 |
20676951363 ps |
T248 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/117.uart_fifo_reset.1397888672 |
|
|
Oct 15 11:19:26 AM UTC 24 |
Oct 15 11:20:42 AM UTC 24 |
144132401511 ps |
T181 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/126.uart_fifo_reset.1712683552 |
|
|
Oct 15 11:19:33 AM UTC 24 |
Oct 15 11:20:45 AM UTC 24 |
50371884553 ps |
T240 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/150.uart_fifo_reset.276562399 |
|
|
Oct 15 11:20:13 AM UTC 24 |
Oct 15 11:20:46 AM UTC 24 |
25155162350 ps |
T232 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/161.uart_fifo_reset.3418983317 |
|
|
Oct 15 11:20:34 AM UTC 24 |
Oct 15 11:20:46 AM UTC 24 |
36087978053 ps |
T429 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/130.uart_fifo_reset.190308015 |
|
|
Oct 15 11:19:39 AM UTC 24 |
Oct 15 11:20:47 AM UTC 24 |
63917815703 ps |
T1040 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/144.uart_fifo_reset.608806768 |
|
|
Oct 15 11:20:03 AM UTC 24 |
Oct 15 11:20:50 AM UTC 24 |
30205267824 ps |
T1041 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/110.uart_fifo_reset.804646266 |
|
|
Oct 15 11:19:21 AM UTC 24 |
Oct 15 11:20:51 AM UTC 24 |
137026958085 ps |
T1042 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/145.uart_fifo_reset.1873828842 |
|
|
Oct 15 11:20:03 AM UTC 24 |
Oct 15 11:20:53 AM UTC 24 |
155530467125 ps |
T178 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/151.uart_fifo_reset.1984773401 |
|
|
Oct 15 11:20:19 AM UTC 24 |
Oct 15 11:20:59 AM UTC 24 |
136480270393 ps |
T1043 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/154.uart_fifo_reset.2905472707 |
|
|
Oct 15 11:20:21 AM UTC 24 |
Oct 15 11:20:59 AM UTC 24 |
32050463340 ps |
T221 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/137.uart_fifo_reset.583203437 |
|
|
Oct 15 11:19:49 AM UTC 24 |
Oct 15 11:21:02 AM UTC 24 |
148331262767 ps |
T209 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/135.uart_fifo_reset.342493632 |
|
|
Oct 15 11:19:47 AM UTC 24 |
Oct 15 11:21:03 AM UTC 24 |
146798456683 ps |
T166 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/163.uart_fifo_reset.3202297613 |
|
|
Oct 15 11:20:36 AM UTC 24 |
Oct 15 11:21:03 AM UTC 24 |
29258085483 ps |
T1044 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/46.uart_tx_rx.1274726002 |
|
|
Oct 15 11:13:24 AM UTC 24 |
Oct 15 11:21:04 AM UTC 24 |
165938976562 ps |
T203 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/157.uart_fifo_reset.2645326374 |
|
|
Oct 15 11:20:29 AM UTC 24 |
Oct 15 11:21:04 AM UTC 24 |
37907846190 ps |
T1045 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/147.uart_fifo_reset.2771187205 |
|
|
Oct 15 11:20:08 AM UTC 24 |
Oct 15 11:21:11 AM UTC 24 |
39782115818 ps |
T249 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/131.uart_fifo_reset.2219421830 |
|
|
Oct 15 11:19:40 AM UTC 24 |
Oct 15 11:21:12 AM UTC 24 |
102035253995 ps |
T1046 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/155.uart_fifo_reset.4232285290 |
|
|
Oct 15 11:20:28 AM UTC 24 |
Oct 15 11:21:18 AM UTC 24 |
62405935707 ps |
T1047 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/160.uart_fifo_reset.2449656529 |
|
|
Oct 15 11:20:32 AM UTC 24 |
Oct 15 11:21:19 AM UTC 24 |
23389785871 ps |
T1048 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/164.uart_fifo_reset.2143444472 |
|
|
Oct 15 11:20:37 AM UTC 24 |
Oct 15 11:21:20 AM UTC 24 |
49706312455 ps |
T1049 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/141.uart_fifo_reset.1288910410 |
|
|
Oct 15 11:19:52 AM UTC 24 |
Oct 15 11:21:23 AM UTC 24 |
92267200339 ps |
T1050 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/42.uart_perf.4047098850 |
|
|
Oct 15 11:11:46 AM UTC 24 |
Oct 15 11:21:28 AM UTC 24 |
10866739570 ps |
T246 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/182.uart_fifo_reset.3221399321 |
|
|
Oct 15 11:21:05 AM UTC 24 |
Oct 15 11:21:28 AM UTC 24 |
20147016177 ps |
T1051 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/173.uart_fifo_reset.785311366 |
|
|
Oct 15 11:20:51 AM UTC 24 |
Oct 15 11:21:32 AM UTC 24 |
13482965225 ps |
T1052 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/25.uart_long_xfer_wo_dly.154524563 |
|
|
Oct 15 11:04:53 AM UTC 24 |
Oct 15 11:21:34 AM UTC 24 |
134985481858 ps |
T189 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/165.uart_fifo_reset.635845936 |
|
|
Oct 15 11:20:37 AM UTC 24 |
Oct 15 11:21:37 AM UTC 24 |
274109467501 ps |
T1053 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/121.uart_fifo_reset.2891120406 |
|
|
Oct 15 11:19:31 AM UTC 24 |
Oct 15 11:21:39 AM UTC 24 |
113585093970 ps |
T1054 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/47.uart_tx_rx.2039958692 |
|
|
Oct 15 11:14:02 AM UTC 24 |
Oct 15 11:21:40 AM UTC 24 |
154775814660 ps |
T237 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/127.uart_fifo_reset.1828709317 |
|
|
Oct 15 11:19:34 AM UTC 24 |
Oct 15 11:21:41 AM UTC 24 |
122654710301 ps |
T1055 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/178.uart_fifo_reset.2277446842 |
|
|
Oct 15 11:21:03 AM UTC 24 |
Oct 15 11:21:41 AM UTC 24 |
26595439589 ps |
T208 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/119.uart_fifo_reset.2978548083 |
|
|
Oct 15 11:19:27 AM UTC 24 |
Oct 15 11:21:42 AM UTC 24 |
224695964676 ps |
T234 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/183.uart_fifo_reset.2975727047 |
|
|
Oct 15 11:21:11 AM UTC 24 |
Oct 15 11:21:43 AM UTC 24 |
115397235967 ps |
T1056 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/102.uart_fifo_reset.1202599670 |
|
|
Oct 15 11:19:04 AM UTC 24 |
Oct 15 11:21:43 AM UTC 24 |
141698670961 ps |
T1057 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/167.uart_fifo_reset.3104377611 |
|
|
Oct 15 11:20:41 AM UTC 24 |
Oct 15 11:21:43 AM UTC 24 |
160198560984 ps |
T415 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/184.uart_fifo_reset.1062163350 |
|
|
Oct 15 11:21:12 AM UTC 24 |
Oct 15 11:21:44 AM UTC 24 |
9177311448 ps |
T1058 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/162.uart_fifo_reset.2595209700 |
|
|
Oct 15 11:20:35 AM UTC 24 |
Oct 15 11:21:44 AM UTC 24 |
115645538094 ps |
T194 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/177.uart_fifo_reset.1678262897 |
|
|
Oct 15 11:21:00 AM UTC 24 |
Oct 15 11:21:46 AM UTC 24 |
51119237078 ps |
T1059 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/129.uart_fifo_reset.3917226393 |
|
|
Oct 15 11:19:35 AM UTC 24 |
Oct 15 11:21:49 AM UTC 24 |
96457010881 ps |
T430 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/153.uart_fifo_reset.2054045756 |
|
|
Oct 15 11:20:20 AM UTC 24 |
Oct 15 11:21:50 AM UTC 24 |
84547747807 ps |
T238 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/166.uart_fifo_reset.1609903681 |
|
|
Oct 15 11:20:37 AM UTC 24 |
Oct 15 11:21:51 AM UTC 24 |
23088498364 ps |
T229 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/194.uart_fifo_reset.2239624632 |
|
|
Oct 15 11:21:39 AM UTC 24 |
Oct 15 11:21:58 AM UTC 24 |
34652972304 ps |
T1060 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/200.uart_fifo_reset.3344117487 |
|
|
Oct 15 11:21:44 AM UTC 24 |
Oct 15 11:22:01 AM UTC 24 |
149547190338 ps |
T1061 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/169.uart_fifo_reset.3980135573 |
|
|
Oct 15 11:20:46 AM UTC 24 |
Oct 15 11:22:05 AM UTC 24 |
103319178057 ps |
T210 |
/workspaces/repo/scratch/os_regression_2024_10_14/uart-sim-vcs/coverage/default/192.uart_fifo_reset.408580368 |
|
|
Oct 15 11:21:35 AM UTC 24 |
Oct 15 11:22:05 AM UTC 24 |
24788661597 ps |