Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.22 95.37 94.53 95.15 95.35 97.38 99.53


Total test records in report: 2844
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html

T1568 /workspace/coverage/cover_reg_top/76.xbar_smoke_large_delays.744343698 Mar 07 04:21:19 PM PST 24 Mar 07 04:23:08 PM PST 24 9665898446 ps
T1569 /workspace/coverage/cover_reg_top/21.xbar_unmapped_addr.214181756 Mar 07 04:12:50 PM PST 24 Mar 07 04:13:52 PM PST 24 1359323793 ps
T468 /workspace/coverage/cover_reg_top/0.xbar_stress_all.3485263321 Mar 07 04:03:19 PM PST 24 Mar 07 04:06:05 PM PST 24 1649980591 ps
T572 /workspace/coverage/cover_reg_top/85.xbar_random_large_delays.3076417294 Mar 07 04:22:29 PM PST 24 Mar 07 04:31:08 PM PST 24 53933343110 ps
T1570 /workspace/coverage/cover_reg_top/58.xbar_random_zero_delays.2860586953 Mar 07 04:18:54 PM PST 24 Mar 07 04:19:35 PM PST 24 414722020 ps
T1571 /workspace/coverage/cover_reg_top/12.xbar_smoke_slow_rsp.3187376434 Mar 07 04:09:52 PM PST 24 Mar 07 04:11:39 PM PST 24 5951459757 ps
T831 /workspace/coverage/cover_reg_top/42.xbar_stress_all_with_reset_error.1538951864 Mar 07 04:16:50 PM PST 24 Mar 07 04:34:05 PM PST 24 24147544620 ps
T1572 /workspace/coverage/cover_reg_top/57.xbar_access_same_device.3041660412 Mar 07 04:18:44 PM PST 24 Mar 07 04:20:46 PM PST 24 2727276241 ps
T1573 /workspace/coverage/cover_reg_top/50.xbar_random_large_delays.2160408683 Mar 07 04:17:50 PM PST 24 Mar 07 04:35:19 PM PST 24 99365915144 ps
T1574 /workspace/coverage/cover_reg_top/94.xbar_random_large_delays.3771950044 Mar 07 04:23:49 PM PST 24 Mar 07 04:34:12 PM PST 24 55933227158 ps
T1575 /workspace/coverage/cover_reg_top/76.xbar_random_large_delays.2433259599 Mar 07 04:21:18 PM PST 24 Mar 07 04:28:52 PM PST 24 39995689503 ps
T1576 /workspace/coverage/cover_reg_top/87.xbar_smoke_zero_delays.1694603371 Mar 07 04:22:40 PM PST 24 Mar 07 04:22:47 PM PST 24 50485335 ps
T1577 /workspace/coverage/cover_reg_top/9.xbar_random_slow_rsp.3863992190 Mar 07 04:08:32 PM PST 24 Mar 07 04:14:03 PM PST 24 18713693350 ps
T1578 /workspace/coverage/cover_reg_top/70.xbar_stress_all_with_error.1386592627 Mar 07 04:20:34 PM PST 24 Mar 07 04:21:18 PM PST 24 688901270 ps
T1579 /workspace/coverage/cover_reg_top/6.xbar_random_large_delays.4066565898 Mar 07 04:07:06 PM PST 24 Mar 07 04:12:10 PM PST 24 28012401648 ps
T1580 /workspace/coverage/cover_reg_top/56.xbar_smoke_zero_delays.3804235835 Mar 07 04:18:35 PM PST 24 Mar 07 04:18:42 PM PST 24 39080388 ps
T1581 /workspace/coverage/cover_reg_top/8.xbar_stress_all_with_reset_error.1742587337 Mar 07 04:08:20 PM PST 24 Mar 07 04:13:06 PM PST 24 1526838459 ps
T1582 /workspace/coverage/cover_reg_top/59.xbar_random_zero_delays.1830810631 Mar 07 04:19:00 PM PST 24 Mar 07 04:20:00 PM PST 24 619807194 ps
T1583 /workspace/coverage/cover_reg_top/81.xbar_access_same_device.2830609735 Mar 07 04:21:53 PM PST 24 Mar 07 04:22:36 PM PST 24 913744271 ps
T1584 /workspace/coverage/cover_reg_top/95.xbar_smoke.2463083991 Mar 07 04:23:43 PM PST 24 Mar 07 04:23:53 PM PST 24 212971155 ps
T1585 /workspace/coverage/cover_reg_top/62.xbar_unmapped_addr.3657550174 Mar 07 04:19:24 PM PST 24 Mar 07 04:19:50 PM PST 24 211628799 ps
T1586 /workspace/coverage/cover_reg_top/6.xbar_same_source.2138642254 Mar 07 04:07:05 PM PST 24 Mar 07 04:07:16 PM PST 24 256250838 ps
T1587 /workspace/coverage/cover_reg_top/8.xbar_smoke_slow_rsp.3421378164 Mar 07 04:08:02 PM PST 24 Mar 07 04:09:43 PM PST 24 5836286845 ps
T1588 /workspace/coverage/cover_reg_top/85.xbar_random_zero_delays.2542124949 Mar 07 04:22:29 PM PST 24 Mar 07 04:23:00 PM PST 24 323607035 ps
T1589 /workspace/coverage/cover_reg_top/82.xbar_error_random.2999584857 Mar 07 04:22:17 PM PST 24 Mar 07 04:22:48 PM PST 24 886304229 ps
T1590 /workspace/coverage/cover_reg_top/62.xbar_smoke_zero_delays.2715173834 Mar 07 04:19:15 PM PST 24 Mar 07 04:19:22 PM PST 24 38513159 ps
T1591 /workspace/coverage/cover_reg_top/28.xbar_smoke_zero_delays.1603880999 Mar 07 04:14:10 PM PST 24 Mar 07 04:14:16 PM PST 24 45302572 ps
T1592 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_rand_reset.1943837605 Mar 07 04:17:13 PM PST 24 Mar 07 04:24:19 PM PST 24 3536268493 ps
T1593 /workspace/coverage/cover_reg_top/98.xbar_error_and_unmapped_addr.1885124035 Mar 07 04:24:16 PM PST 24 Mar 07 04:24:32 PM PST 24 123843424 ps
T1594 /workspace/coverage/cover_reg_top/71.xbar_smoke.3220368123 Mar 07 04:20:33 PM PST 24 Mar 07 04:20:42 PM PST 24 169023693 ps
T1595 /workspace/coverage/cover_reg_top/69.xbar_error_random.3470393418 Mar 07 04:20:27 PM PST 24 Mar 07 04:20:33 PM PST 24 35188249 ps
T1596 /workspace/coverage/cover_reg_top/31.xbar_unmapped_addr.1589862180 Mar 07 04:14:57 PM PST 24 Mar 07 04:15:48 PM PST 24 1084765476 ps
T1597 /workspace/coverage/cover_reg_top/61.xbar_random.1737098731 Mar 07 04:19:16 PM PST 24 Mar 07 04:19:33 PM PST 24 132705326 ps
T850 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_reset_error.3502760547 Mar 07 04:21:42 PM PST 24 Mar 07 04:23:09 PM PST 24 271419978 ps
T1598 /workspace/coverage/cover_reg_top/69.xbar_access_same_device.2018175957 Mar 07 04:20:23 PM PST 24 Mar 07 04:21:03 PM PST 24 369613777 ps
T492 /workspace/coverage/cover_reg_top/22.xbar_unmapped_addr.2537597416 Mar 07 04:13:06 PM PST 24 Mar 07 04:13:56 PM PST 24 866000312 ps
T1599 /workspace/coverage/cover_reg_top/8.xbar_random_slow_rsp.3616122304 Mar 07 04:08:14 PM PST 24 Mar 07 04:10:04 PM PST 24 5911455248 ps
T1600 /workspace/coverage/cover_reg_top/63.xbar_random_zero_delays.1520740404 Mar 07 04:19:26 PM PST 24 Mar 07 04:19:53 PM PST 24 285707264 ps
T1601 /workspace/coverage/cover_reg_top/20.xbar_unmapped_addr.4033621475 Mar 07 04:12:28 PM PST 24 Mar 07 04:13:01 PM PST 24 259212854 ps
T1602 /workspace/coverage/cover_reg_top/16.xbar_error_and_unmapped_addr.1261093451 Mar 07 04:11:22 PM PST 24 Mar 07 04:12:21 PM PST 24 1284034813 ps
T1603 /workspace/coverage/cover_reg_top/46.xbar_error_and_unmapped_addr.742204196 Mar 07 04:17:18 PM PST 24 Mar 07 04:17:24 PM PST 24 23358339 ps
T1604 /workspace/coverage/cover_reg_top/73.xbar_smoke.2941231538 Mar 07 04:20:53 PM PST 24 Mar 07 04:21:02 PM PST 24 174664285 ps
T1605 /workspace/coverage/cover_reg_top/93.xbar_stress_all.2914890714 Mar 07 04:23:34 PM PST 24 Mar 07 04:25:17 PM PST 24 2471574554 ps
T1606 /workspace/coverage/cover_reg_top/28.xbar_access_same_device.516784427 Mar 07 04:14:19 PM PST 24 Mar 07 04:15:32 PM PST 24 1683907288 ps
T1607 /workspace/coverage/cover_reg_top/72.xbar_smoke_large_delays.4013278924 Mar 07 04:20:44 PM PST 24 Mar 07 04:22:21 PM PST 24 9139896097 ps
T805 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_rand_reset.3971181602 Mar 07 04:05:03 PM PST 24 Mar 07 04:13:40 PM PST 24 9495797892 ps
T1608 /workspace/coverage/cover_reg_top/28.xbar_access_same_device_slow_rsp.1542966479 Mar 07 04:14:19 PM PST 24 Mar 07 04:18:32 PM PST 24 13879747962 ps
T1609 /workspace/coverage/cover_reg_top/77.xbar_smoke_large_delays.519394526 Mar 07 04:21:22 PM PST 24 Mar 07 04:22:30 PM PST 24 6062254803 ps
T1610 /workspace/coverage/cover_reg_top/42.xbar_smoke_zero_delays.2490713395 Mar 07 04:16:36 PM PST 24 Mar 07 04:16:42 PM PST 24 41057668 ps
T622 /workspace/coverage/cover_reg_top/61.xbar_stress_all.3845242268 Mar 07 04:19:21 PM PST 24 Mar 07 04:24:31 PM PST 24 8472180163 ps
T612 /workspace/coverage/cover_reg_top/35.xbar_random.1604879778 Mar 07 04:15:37 PM PST 24 Mar 07 04:16:33 PM PST 24 634962181 ps
T690 /workspace/coverage/cover_reg_top/10.chip_tl_errors.647762641 Mar 07 04:08:50 PM PST 24 Mar 07 04:12:13 PM PST 24 3571924841 ps
T1611 /workspace/coverage/cover_reg_top/3.xbar_smoke_large_delays.41173677 Mar 07 04:05:20 PM PST 24 Mar 07 04:06:22 PM PST 24 5329121155 ps
T1612 /workspace/coverage/cover_reg_top/94.xbar_random.3560563673 Mar 07 04:23:40 PM PST 24 Mar 07 04:24:01 PM PST 24 494629017 ps
T1613 /workspace/coverage/cover_reg_top/74.xbar_smoke.2426588770 Mar 07 04:21:03 PM PST 24 Mar 07 04:21:12 PM PST 24 176575788 ps
T1614 /workspace/coverage/cover_reg_top/68.xbar_same_source.4195977198 Mar 07 04:20:15 PM PST 24 Mar 07 04:21:34 PM PST 24 2581424324 ps
T1615 /workspace/coverage/cover_reg_top/48.xbar_random.2069080581 Mar 07 04:17:26 PM PST 24 Mar 07 04:18:22 PM PST 24 1490369223 ps
T1616 /workspace/coverage/cover_reg_top/1.xbar_random_slow_rsp.2849506948 Mar 07 04:03:45 PM PST 24 Mar 07 04:17:38 PM PST 24 44663393525 ps
T1617 /workspace/coverage/cover_reg_top/41.xbar_stress_all_with_rand_reset.1658961377 Mar 07 04:16:34 PM PST 24 Mar 07 04:17:54 PM PST 24 206395385 ps
T514 /workspace/coverage/cover_reg_top/1.chip_csr_rw.982222335 Mar 07 04:04:11 PM PST 24 Mar 07 04:13:49 PM PST 24 4507051730 ps
T661 /workspace/coverage/cover_reg_top/66.xbar_stress_all_with_error.3349424478 Mar 07 04:19:56 PM PST 24 Mar 07 04:25:15 PM PST 24 3464021888 ps
T1618 /workspace/coverage/cover_reg_top/40.xbar_random_zero_delays.3663787941 Mar 07 04:16:17 PM PST 24 Mar 07 04:16:40 PM PST 24 218670266 ps
T1619 /workspace/coverage/cover_reg_top/49.xbar_random.598371049 Mar 07 04:17:38 PM PST 24 Mar 07 04:17:47 PM PST 24 136395607 ps
T1620 /workspace/coverage/cover_reg_top/64.xbar_stress_all_with_rand_reset.552518804 Mar 07 04:19:42 PM PST 24 Mar 07 04:28:50 PM PST 24 5323150058 ps
T1621 /workspace/coverage/cover_reg_top/40.xbar_unmapped_addr.2041984510 Mar 07 04:16:28 PM PST 24 Mar 07 04:16:41 PM PST 24 86973866 ps
T1622 /workspace/coverage/cover_reg_top/18.xbar_stress_all_with_rand_reset.259912545 Mar 07 04:11:58 PM PST 24 Mar 07 04:12:43 PM PST 24 144562461 ps
T1623 /workspace/coverage/cover_reg_top/73.xbar_same_source.2007349761 Mar 07 04:20:50 PM PST 24 Mar 07 04:21:31 PM PST 24 1276285194 ps
T1624 /workspace/coverage/cover_reg_top/81.xbar_error_and_unmapped_addr.548870111 Mar 07 04:21:53 PM PST 24 Mar 07 04:22:54 PM PST 24 1346957892 ps
T1625 /workspace/coverage/cover_reg_top/93.xbar_smoke.108138887 Mar 07 04:23:27 PM PST 24 Mar 07 04:23:39 PM PST 24 278480786 ps
T1626 /workspace/coverage/cover_reg_top/83.xbar_same_source.1341172632 Mar 07 04:22:19 PM PST 24 Mar 07 04:22:46 PM PST 24 768509032 ps
T494 /workspace/coverage/cover_reg_top/89.xbar_stress_all.2554242536 Mar 07 04:23:14 PM PST 24 Mar 07 04:24:54 PM PST 24 2907492244 ps
T542 /workspace/coverage/cover_reg_top/69.xbar_stress_all.1334927242 Mar 07 04:20:24 PM PST 24 Mar 07 04:22:32 PM PST 24 3078540958 ps
T1627 /workspace/coverage/cover_reg_top/92.xbar_random_zero_delays.25678788 Mar 07 04:23:26 PM PST 24 Mar 07 04:24:04 PM PST 24 373848918 ps
T1628 /workspace/coverage/cover_reg_top/14.chip_csr_rw.3899239884 Mar 07 04:10:47 PM PST 24 Mar 07 04:16:04 PM PST 24 4472998487 ps
T1629 /workspace/coverage/cover_reg_top/83.xbar_smoke_zero_delays.3263654831 Mar 07 04:22:13 PM PST 24 Mar 07 04:22:20 PM PST 24 58086790 ps
T1630 /workspace/coverage/cover_reg_top/91.xbar_unmapped_addr.3233209261 Mar 07 04:23:25 PM PST 24 Mar 07 04:24:12 PM PST 24 1017797852 ps
T1631 /workspace/coverage/cover_reg_top/25.xbar_smoke_zero_delays.1989643853 Mar 07 04:13:34 PM PST 24 Mar 07 04:13:41 PM PST 24 54269497 ps
T1632 /workspace/coverage/cover_reg_top/82.xbar_smoke.4208560379 Mar 07 04:22:01 PM PST 24 Mar 07 04:22:10 PM PST 24 194825824 ps
T1633 /workspace/coverage/cover_reg_top/98.xbar_stress_all_with_rand_reset.3992520157 Mar 07 04:24:18 PM PST 24 Mar 07 04:30:36 PM PST 24 4156950807 ps
T1634 /workspace/coverage/cover_reg_top/4.xbar_smoke.3839003401 Mar 07 04:05:47 PM PST 24 Mar 07 04:05:55 PM PST 24 39693534 ps
T544 /workspace/coverage/cover_reg_top/15.chip_tl_errors.208335677 Mar 07 04:10:47 PM PST 24 Mar 07 04:13:38 PM PST 24 3886947029 ps
T1635 /workspace/coverage/cover_reg_top/32.xbar_unmapped_addr.2787865023 Mar 07 04:15:07 PM PST 24 Mar 07 04:15:19 PM PST 24 74855212 ps
T1636 /workspace/coverage/cover_reg_top/74.xbar_smoke_slow_rsp.1616107839 Mar 07 04:21:03 PM PST 24 Mar 07 04:22:43 PM PST 24 5605559363 ps
T1637 /workspace/coverage/cover_reg_top/95.xbar_stress_all.3090088719 Mar 07 04:23:52 PM PST 24 Mar 07 04:33:21 PM PST 24 12380631913 ps
T1638 /workspace/coverage/cover_reg_top/94.xbar_random_zero_delays.17895020 Mar 07 04:23:36 PM PST 24 Mar 07 04:23:43 PM PST 24 41757287 ps
T785 /workspace/coverage/cover_reg_top/6.xbar_access_same_device_slow_rsp.1984543971 Mar 07 04:07:06 PM PST 24 Mar 07 04:35:19 PM PST 24 92142868936 ps
T1639 /workspace/coverage/cover_reg_top/9.xbar_access_same_device_slow_rsp.2461681818 Mar 07 04:08:36 PM PST 24 Mar 07 04:51:28 PM PST 24 141441465637 ps
T1640 /workspace/coverage/cover_reg_top/83.xbar_stress_all.1212191516 Mar 07 04:22:21 PM PST 24 Mar 07 04:23:26 PM PST 24 1347702362 ps
T1641 /workspace/coverage/cover_reg_top/41.xbar_error_random.3627773698 Mar 07 04:16:35 PM PST 24 Mar 07 04:16:45 PM PST 24 91055461 ps
T1642 /workspace/coverage/cover_reg_top/52.xbar_random_large_delays.290466730 Mar 07 04:18:07 PM PST 24 Mar 07 04:25:17 PM PST 24 37457689585 ps
T834 /workspace/coverage/cover_reg_top/86.xbar_stress_all_with_reset_error.2679532028 Mar 07 04:22:41 PM PST 24 Mar 07 04:29:05 PM PST 24 5253352171 ps
T1643 /workspace/coverage/cover_reg_top/24.xbar_access_same_device_slow_rsp.127393734 Mar 07 04:13:35 PM PST 24 Mar 07 04:22:32 PM PST 24 29336343031 ps
T1644 /workspace/coverage/cover_reg_top/56.xbar_random_zero_delays.2079886141 Mar 07 04:18:33 PM PST 24 Mar 07 04:19:00 PM PST 24 264133509 ps
T1645 /workspace/coverage/cover_reg_top/82.xbar_smoke_zero_delays.3350557109 Mar 07 04:22:01 PM PST 24 Mar 07 04:22:08 PM PST 24 52027244 ps
T1646 /workspace/coverage/cover_reg_top/15.xbar_random_large_delays.3717590229 Mar 07 04:11:00 PM PST 24 Mar 07 04:19:59 PM PST 24 49617194900 ps
T1647 /workspace/coverage/cover_reg_top/4.xbar_error_random.80800335 Mar 07 04:06:11 PM PST 24 Mar 07 04:06:18 PM PST 24 31676051 ps
T662 /workspace/coverage/cover_reg_top/83.xbar_stress_all_with_error.1212220609 Mar 07 04:22:18 PM PST 24 Mar 07 04:25:11 PM PST 24 2136292092 ps
T1648 /workspace/coverage/cover_reg_top/62.xbar_smoke.2044760647 Mar 07 04:19:16 PM PST 24 Mar 07 04:19:26 PM PST 24 158572826 ps
T1649 /workspace/coverage/cover_reg_top/11.chip_csr_rw.1867829216 Mar 07 04:09:37 PM PST 24 Mar 07 04:18:16 PM PST 24 4849736152 ps
T1650 /workspace/coverage/cover_reg_top/86.xbar_stress_all_with_rand_reset.1801760498 Mar 07 04:22:46 PM PST 24 Mar 07 04:28:44 PM PST 24 7557277121 ps
T1651 /workspace/coverage/cover_reg_top/66.xbar_access_same_device.2645975168 Mar 07 04:19:58 PM PST 24 Mar 07 04:21:35 PM PST 24 1161422059 ps
T1652 /workspace/coverage/cover_reg_top/45.xbar_smoke_slow_rsp.4096940042 Mar 07 04:17:03 PM PST 24 Mar 07 04:18:01 PM PST 24 3337131506 ps
T448 /workspace/coverage/cover_reg_top/48.xbar_access_same_device_slow_rsp.3740765768 Mar 07 04:17:34 PM PST 24 Mar 07 04:47:42 PM PST 24 102864440231 ps
T1653 /workspace/coverage/cover_reg_top/98.xbar_random.330244060 Mar 07 04:24:16 PM PST 24 Mar 07 04:25:12 PM PST 24 1452787859 ps
T1654 /workspace/coverage/cover_reg_top/42.xbar_unmapped_addr.3731761868 Mar 07 04:16:42 PM PST 24 Mar 07 04:17:35 PM PST 24 1136466292 ps
T806 /workspace/coverage/cover_reg_top/92.xbar_access_same_device_slow_rsp.685167606 Mar 07 04:23:25 PM PST 24 Mar 07 04:37:08 PM PST 24 50477370444 ps
T807 /workspace/coverage/cover_reg_top/96.xbar_access_same_device.1463953799 Mar 07 04:24:05 PM PST 24 Mar 07 04:25:16 PM PST 24 1512849596 ps
T1655 /workspace/coverage/cover_reg_top/78.xbar_random_slow_rsp.1374034073 Mar 07 04:21:36 PM PST 24 Mar 07 04:23:46 PM PST 24 7885175486 ps
T1656 /workspace/coverage/cover_reg_top/35.xbar_random_zero_delays.333921551 Mar 07 04:15:35 PM PST 24 Mar 07 04:15:55 PM PST 24 161967352 ps
T1657 /workspace/coverage/cover_reg_top/84.xbar_random_slow_rsp.1994916425 Mar 07 04:22:26 PM PST 24 Mar 07 04:28:14 PM PST 24 17849029382 ps
T506 /workspace/coverage/cover_reg_top/98.xbar_unmapped_addr.493805418 Mar 07 04:24:15 PM PST 24 Mar 07 04:24:39 PM PST 24 164747856 ps
T1658 /workspace/coverage/cover_reg_top/34.xbar_error_and_unmapped_addr.3846982924 Mar 07 04:15:24 PM PST 24 Mar 07 04:15:49 PM PST 24 189212292 ps
T1659 /workspace/coverage/cover_reg_top/97.xbar_random_zero_delays.215465647 Mar 07 04:24:09 PM PST 24 Mar 07 04:24:42 PM PST 24 369149599 ps
T1660 /workspace/coverage/cover_reg_top/84.xbar_access_same_device.537134597 Mar 07 04:22:24 PM PST 24 Mar 07 04:23:10 PM PST 24 940818997 ps
T1661 /workspace/coverage/cover_reg_top/10.xbar_smoke_slow_rsp.3944605349 Mar 07 04:08:51 PM PST 24 Mar 07 04:10:52 PM PST 24 6308075586 ps
T1662 /workspace/coverage/cover_reg_top/21.xbar_smoke_zero_delays.254527723 Mar 07 04:12:42 PM PST 24 Mar 07 04:12:49 PM PST 24 45586271 ps
T1663 /workspace/coverage/cover_reg_top/90.xbar_access_same_device_slow_rsp.2939160980 Mar 07 04:23:09 PM PST 24 Mar 07 04:52:19 PM PST 24 102778856082 ps
T1664 /workspace/coverage/cover_reg_top/12.xbar_smoke_zero_delays.600209927 Mar 07 04:09:48 PM PST 24 Mar 07 04:09:54 PM PST 24 39171627 ps
T1665 /workspace/coverage/cover_reg_top/10.xbar_random_zero_delays.1257129098 Mar 07 04:08:51 PM PST 24 Mar 07 04:09:37 PM PST 24 491651647 ps
T1666 /workspace/coverage/cover_reg_top/18.xbar_random.100999113 Mar 07 04:11:49 PM PST 24 Mar 07 04:13:17 PM PST 24 2168350973 ps
T1667 /workspace/coverage/cover_reg_top/44.xbar_same_source.865972176 Mar 07 04:17:08 PM PST 24 Mar 07 04:17:21 PM PST 24 352790688 ps
T1668 /workspace/coverage/cover_reg_top/34.xbar_smoke_slow_rsp.2249628195 Mar 07 04:15:17 PM PST 24 Mar 07 04:16:33 PM PST 24 4152366422 ps
T1669 /workspace/coverage/cover_reg_top/97.xbar_smoke.2218053653 Mar 07 04:24:00 PM PST 24 Mar 07 04:24:10 PM PST 24 184412593 ps
T1670 /workspace/coverage/cover_reg_top/79.xbar_access_same_device_slow_rsp.1424206431 Mar 07 04:21:42 PM PST 24 Mar 07 04:38:13 PM PST 24 57175576416 ps
T1671 /workspace/coverage/cover_reg_top/15.xbar_smoke_large_delays.2374298705 Mar 07 04:11:03 PM PST 24 Mar 07 04:12:30 PM PST 24 8151172005 ps
T1672 /workspace/coverage/cover_reg_top/27.xbar_stress_all_with_error.3224633329 Mar 07 04:14:20 PM PST 24 Mar 07 04:21:41 PM PST 24 12309085111 ps
T1673 /workspace/coverage/cover_reg_top/19.chip_same_csr_outstanding.1435063271 Mar 07 04:12:10 PM PST 24 Mar 07 05:06:21 PM PST 24 27649808807 ps
T1674 /workspace/coverage/cover_reg_top/1.xbar_smoke_zero_delays.2340162371 Mar 07 04:03:47 PM PST 24 Mar 07 04:03:55 PM PST 24 49413895 ps
T1675 /workspace/coverage/cover_reg_top/66.xbar_smoke_large_delays.1369199232 Mar 07 04:19:59 PM PST 24 Mar 07 04:21:25 PM PST 24 7641384213 ps
T1676 /workspace/coverage/cover_reg_top/90.xbar_stress_all.1978630186 Mar 07 04:23:15 PM PST 24 Mar 07 04:26:56 PM PST 24 2847046406 ps
T1677 /workspace/coverage/cover_reg_top/22.xbar_access_same_device_slow_rsp.3461583704 Mar 07 04:13:06 PM PST 24 Mar 07 04:30:17 PM PST 24 58641121655 ps
T1678 /workspace/coverage/cover_reg_top/13.xbar_error_random.1140752331 Mar 07 04:10:15 PM PST 24 Mar 07 04:10:45 PM PST 24 306421144 ps
T1679 /workspace/coverage/cover_reg_top/27.xbar_random_large_delays.1538293953 Mar 07 04:14:10 PM PST 24 Mar 07 04:20:25 PM PST 24 30119262540 ps
T608 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_error.2048642736 Mar 07 04:21:47 PM PST 24 Mar 07 04:31:28 PM PST 24 16827938974 ps
T1680 /workspace/coverage/cover_reg_top/3.xbar_random_large_delays.1480546119 Mar 07 04:05:30 PM PST 24 Mar 07 04:23:04 PM PST 24 83186545938 ps
T1681 /workspace/coverage/cover_reg_top/18.xbar_error_and_unmapped_addr.2986122232 Mar 07 04:12:00 PM PST 24 Mar 07 04:12:23 PM PST 24 468745125 ps
T1682 /workspace/coverage/cover_reg_top/58.xbar_same_source.2292489989 Mar 07 04:18:54 PM PST 24 Mar 07 04:19:02 PM PST 24 143479080 ps
T1683 /workspace/coverage/cover_reg_top/39.xbar_smoke_large_delays.1634894710 Mar 07 04:16:14 PM PST 24 Mar 07 04:17:47 PM PST 24 8359046663 ps
T1684 /workspace/coverage/cover_reg_top/1.chip_prim_tl_access.2405734370 Mar 07 04:03:32 PM PST 24 Mar 07 04:06:37 PM PST 24 3916418354 ps
T1685 /workspace/coverage/cover_reg_top/8.xbar_error_random.124700438 Mar 07 04:08:18 PM PST 24 Mar 07 04:09:55 PM PST 24 2407822354 ps
T1686 /workspace/coverage/cover_reg_top/60.xbar_stress_all.804078887 Mar 07 04:19:09 PM PST 24 Mar 07 04:20:25 PM PST 24 1918703353 ps
T1687 /workspace/coverage/cover_reg_top/11.xbar_smoke.3126471648 Mar 07 04:09:17 PM PST 24 Mar 07 04:09:23 PM PST 24 45769796 ps
T1688 /workspace/coverage/cover_reg_top/99.xbar_stress_all.2579172197 Mar 07 04:24:27 PM PST 24 Mar 07 04:32:05 PM PST 24 12173830417 ps
T1689 /workspace/coverage/cover_reg_top/79.xbar_random_slow_rsp.1484541703 Mar 07 04:21:38 PM PST 24 Mar 07 04:26:08 PM PST 24 15114009997 ps
T1690 /workspace/coverage/cover_reg_top/8.xbar_stress_all_with_error.4202601412 Mar 07 04:08:21 PM PST 24 Mar 07 04:12:15 PM PST 24 5589737844 ps
T1691 /workspace/coverage/cover_reg_top/10.xbar_access_same_device_slow_rsp.2951550252 Mar 07 04:08:58 PM PST 24 Mar 07 04:32:42 PM PST 24 81104211067 ps
T1692 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_reset_error.2111229524 Mar 07 04:18:12 PM PST 24 Mar 07 04:20:35 PM PST 24 462975332 ps
T615 /workspace/coverage/cover_reg_top/97.xbar_stress_all_with_rand_reset.2536779080 Mar 07 04:24:19 PM PST 24 Mar 07 04:34:12 PM PST 24 4828698641 ps
T1693 /workspace/coverage/cover_reg_top/56.xbar_access_same_device.3534494923 Mar 07 04:18:40 PM PST 24 Mar 07 04:19:09 PM PST 24 613628038 ps
T1694 /workspace/coverage/cover_reg_top/74.xbar_access_same_device.1565715242 Mar 07 04:21:00 PM PST 24 Mar 07 04:21:43 PM PST 24 576156591 ps
T1695 /workspace/coverage/cover_reg_top/33.xbar_smoke_zero_delays.3950996037 Mar 07 04:15:17 PM PST 24 Mar 07 04:15:25 PM PST 24 49224932 ps
T1696 /workspace/coverage/cover_reg_top/46.xbar_smoke_large_delays.4001016217 Mar 07 04:17:12 PM PST 24 Mar 07 04:18:46 PM PST 24 8085997427 ps
T1697 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_error.3351664377 Mar 07 04:23:00 PM PST 24 Mar 07 04:32:22 PM PST 24 14700297747 ps
T1698 /workspace/coverage/cover_reg_top/47.xbar_error_random.1231483905 Mar 07 04:17:24 PM PST 24 Mar 07 04:17:47 PM PST 24 237413887 ps
T1699 /workspace/coverage/cover_reg_top/65.xbar_stress_all.373624264 Mar 07 04:19:56 PM PST 24 Mar 07 04:24:20 PM PST 24 6811634476 ps
T1700 /workspace/coverage/cover_reg_top/53.xbar_random_slow_rsp.3992740270 Mar 07 04:18:13 PM PST 24 Mar 07 04:30:05 PM PST 24 43110049463 ps
T1701 /workspace/coverage/cover_reg_top/48.xbar_smoke_zero_delays.3121993275 Mar 07 04:17:31 PM PST 24 Mar 07 04:17:38 PM PST 24 54588590 ps
T1702 /workspace/coverage/cover_reg_top/74.xbar_access_same_device_slow_rsp.4154639774 Mar 07 04:21:05 PM PST 24 Mar 07 04:45:11 PM PST 24 85933125042 ps
T1703 /workspace/coverage/cover_reg_top/59.xbar_random.1636764617 Mar 07 04:18:58 PM PST 24 Mar 07 04:19:19 PM PST 24 581768550 ps
T1704 /workspace/coverage/cover_reg_top/7.chip_csr_rw.3459941986 Mar 07 04:07:59 PM PST 24 Mar 07 04:16:24 PM PST 24 5620613129 ps
T1705 /workspace/coverage/cover_reg_top/63.xbar_smoke_large_delays.4032725437 Mar 07 04:19:24 PM PST 24 Mar 07 04:20:58 PM PST 24 9040414011 ps
T1706 /workspace/coverage/cover_reg_top/92.xbar_stress_all_with_error.585009690 Mar 07 04:23:27 PM PST 24 Mar 07 04:29:34 PM PST 24 8889246001 ps
T1707 /workspace/coverage/cover_reg_top/15.xbar_same_source.1184758391 Mar 07 04:10:59 PM PST 24 Mar 07 04:11:20 PM PST 24 571974471 ps
T1708 /workspace/coverage/cover_reg_top/51.xbar_smoke_slow_rsp.4122142567 Mar 07 04:17:59 PM PST 24 Mar 07 04:19:27 PM PST 24 5131132952 ps
T1709 /workspace/coverage/cover_reg_top/4.chip_csr_rw.1422088398 Mar 07 04:06:28 PM PST 24 Mar 07 04:17:37 PM PST 24 5461645520 ps
T1710 /workspace/coverage/cover_reg_top/26.xbar_stress_all_with_rand_reset.2847433468 Mar 07 04:14:14 PM PST 24 Mar 07 04:19:26 PM PST 24 872285320 ps
T1711 /workspace/coverage/cover_reg_top/32.xbar_access_same_device_slow_rsp.2233021562 Mar 07 04:15:08 PM PST 24 Mar 07 04:33:27 PM PST 24 58027440003 ps
T1712 /workspace/coverage/cover_reg_top/84.xbar_error_random.4262442397 Mar 07 04:22:26 PM PST 24 Mar 07 04:23:22 PM PST 24 1556649920 ps
T1713 /workspace/coverage/cover_reg_top/83.xbar_random.1427736638 Mar 07 04:22:18 PM PST 24 Mar 07 04:22:58 PM PST 24 1106144636 ps
T1714 /workspace/coverage/cover_reg_top/96.xbar_smoke_slow_rsp.1863728001 Mar 07 04:23:51 PM PST 24 Mar 07 04:25:19 PM PST 24 4821039205 ps
T1715 /workspace/coverage/cover_reg_top/98.xbar_access_same_device.858325864 Mar 07 04:24:16 PM PST 24 Mar 07 04:25:17 PM PST 24 666135616 ps
T1716 /workspace/coverage/cover_reg_top/63.xbar_access_same_device_slow_rsp.3019083449 Mar 07 04:19:31 PM PST 24 Mar 07 04:54:20 PM PST 24 122365461718 ps
T1717 /workspace/coverage/cover_reg_top/60.xbar_unmapped_addr.2850559598 Mar 07 04:19:11 PM PST 24 Mar 07 04:19:44 PM PST 24 262536179 ps
T1718 /workspace/coverage/cover_reg_top/14.xbar_smoke_large_delays.2537889034 Mar 07 04:10:38 PM PST 24 Mar 07 04:12:30 PM PST 24 10242896774 ps
T1719 /workspace/coverage/cover_reg_top/59.xbar_random_large_delays.1824245598 Mar 07 04:19:03 PM PST 24 Mar 07 04:20:03 PM PST 24 4811278935 ps
T1720 /workspace/coverage/cover_reg_top/86.xbar_access_same_device_slow_rsp.2765311719 Mar 07 04:22:40 PM PST 24 Mar 07 04:33:10 PM PST 24 36372440747 ps
T1721 /workspace/coverage/cover_reg_top/55.xbar_smoke_large_delays.3972177705 Mar 07 04:18:29 PM PST 24 Mar 07 04:19:46 PM PST 24 7172184364 ps
T852 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_rand_reset.3198234431 Mar 07 04:15:36 PM PST 24 Mar 07 04:19:38 PM PST 24 1890534169 ps
T1722 /workspace/coverage/cover_reg_top/16.xbar_smoke_large_delays.2760928940 Mar 07 04:11:19 PM PST 24 Mar 07 04:12:50 PM PST 24 8651860900 ps
T1723 /workspace/coverage/cover_reg_top/81.xbar_random.1416071740 Mar 07 04:21:56 PM PST 24 Mar 07 04:22:02 PM PST 24 38757749 ps
T1724 /workspace/coverage/cover_reg_top/53.xbar_random.3934469721 Mar 07 04:18:12 PM PST 24 Mar 07 04:19:25 PM PST 24 1734207951 ps
T1725 /workspace/coverage/cover_reg_top/15.xbar_random.2582988641 Mar 07 04:10:49 PM PST 24 Mar 07 04:12:25 PM PST 24 2309993120 ps
T1726 /workspace/coverage/cover_reg_top/11.xbar_random_large_delays.592836158 Mar 07 04:09:16 PM PST 24 Mar 07 04:26:29 PM PST 24 94501238317 ps
T1727 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_error.341511735 Mar 07 04:21:37 PM PST 24 Mar 07 04:23:26 PM PST 24 1348070325 ps
T1728 /workspace/coverage/cover_reg_top/0.xbar_random.797051650 Mar 07 04:02:45 PM PST 24 Mar 07 04:03:19 PM PST 24 751760579 ps
T1729 /workspace/coverage/cover_reg_top/38.xbar_smoke.2425202093 Mar 07 04:15:54 PM PST 24 Mar 07 04:16:03 PM PST 24 160778868 ps
T1730 /workspace/coverage/cover_reg_top/81.xbar_stress_all.1594847705 Mar 07 04:21:51 PM PST 24 Mar 07 04:27:30 PM PST 24 4580468067 ps
T449 /workspace/coverage/cover_reg_top/58.xbar_random_large_delays.1814263769 Mar 07 04:18:53 PM PST 24 Mar 07 04:36:56 PM PST 24 102315245595 ps
T1731 /workspace/coverage/cover_reg_top/98.xbar_stress_all_with_error.389930644 Mar 07 04:24:17 PM PST 24 Mar 07 04:26:54 PM PST 24 3502670590 ps
T1732 /workspace/coverage/cover_reg_top/72.xbar_error_and_unmapped_addr.3685733743 Mar 07 04:20:51 PM PST 24 Mar 07 04:21:21 PM PST 24 274458593 ps
T1733 /workspace/coverage/cover_reg_top/36.xbar_random.2059970005 Mar 07 04:15:46 PM PST 24 Mar 07 04:16:05 PM PST 24 175109756 ps
T1734 /workspace/coverage/cover_reg_top/14.xbar_error_and_unmapped_addr.246425154 Mar 07 04:10:48 PM PST 24 Mar 07 04:10:59 PM PST 24 75685868 ps
T1735 /workspace/coverage/cover_reg_top/49.xbar_random_zero_delays.3127929558 Mar 07 04:17:38 PM PST 24 Mar 07 04:17:46 PM PST 24 43325145 ps
T1736 /workspace/coverage/cover_reg_top/62.xbar_access_same_device_slow_rsp.2133812615 Mar 07 04:19:22 PM PST 24 Mar 07 04:48:52 PM PST 24 106240827652 ps
T1737 /workspace/coverage/cover_reg_top/62.xbar_smoke_large_delays.317625542 Mar 07 04:19:16 PM PST 24 Mar 07 04:20:50 PM PST 24 8163799793 ps
T1738 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_error.3294667901 Mar 07 04:23:38 PM PST 24 Mar 07 04:26:13 PM PST 24 4135577235 ps
T1739 /workspace/coverage/cover_reg_top/82.xbar_random_zero_delays.1433035542 Mar 07 04:22:00 PM PST 24 Mar 07 04:22:17 PM PST 24 140407988 ps
T466 /workspace/coverage/cover_reg_top/71.xbar_stress_all.1893646151 Mar 07 04:20:39 PM PST 24 Mar 07 04:30:48 PM PST 24 14913984348 ps
T1740 /workspace/coverage/cover_reg_top/37.xbar_random_large_delays.3055568121 Mar 07 04:16:00 PM PST 24 Mar 07 04:19:17 PM PST 24 17683387231 ps
T1741 /workspace/coverage/cover_reg_top/66.xbar_random_zero_delays.3571028369 Mar 07 04:19:57 PM PST 24 Mar 07 04:20:47 PM PST 24 481438890 ps
T496 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_rand_reset.3643878001 Mar 07 04:20:57 PM PST 24 Mar 07 04:31:10 PM PST 24 8124396097 ps
T1742 /workspace/coverage/cover_reg_top/7.xbar_random_zero_delays.3903372265 Mar 07 04:07:38 PM PST 24 Mar 07 04:08:26 PM PST 24 470002660 ps
T1743 /workspace/coverage/cover_reg_top/75.xbar_smoke_slow_rsp.3456702131 Mar 07 04:21:10 PM PST 24 Mar 07 04:22:31 PM PST 24 4288566634 ps
T467 /workspace/coverage/cover_reg_top/37.xbar_access_same_device_slow_rsp.3062381982 Mar 07 04:15:57 PM PST 24 Mar 07 05:05:21 PM PST 24 169345085967 ps
T1744 /workspace/coverage/cover_reg_top/24.xbar_error_random.3123799825 Mar 07 04:13:34 PM PST 24 Mar 07 04:14:25 PM PST 24 576274865 ps
T1745 /workspace/coverage/cover_reg_top/23.xbar_smoke_slow_rsp.2681361658 Mar 07 04:13:16 PM PST 24 Mar 07 04:14:38 PM PST 24 4785989430 ps
T1746 /workspace/coverage/cover_reg_top/62.xbar_stress_all_with_error.3134402573 Mar 07 04:19:21 PM PST 24 Mar 07 04:23:05 PM PST 24 6859560304 ps
T1747 /workspace/coverage/cover_reg_top/13.chip_csr_rw.2214139755 Mar 07 04:10:25 PM PST 24 Mar 07 04:21:01 PM PST 24 5358853732 ps
T1748 /workspace/coverage/cover_reg_top/31.xbar_smoke_zero_delays.1212915380 Mar 07 04:14:48 PM PST 24 Mar 07 04:14:54 PM PST 24 36571841 ps
T1749 /workspace/coverage/cover_reg_top/77.xbar_stress_all_with_error.3571491428 Mar 07 04:21:41 PM PST 24 Mar 07 04:28:20 PM PST 24 10571985851 ps
T1750 /workspace/coverage/cover_reg_top/5.xbar_smoke_slow_rsp.704972389 Mar 07 04:06:46 PM PST 24 Mar 07 04:08:50 PM PST 24 6095881367 ps
T621 /workspace/coverage/cover_reg_top/92.xbar_random.110741969 Mar 07 04:23:33 PM PST 24 Mar 07 04:24:06 PM PST 24 308744464 ps
T1751 /workspace/coverage/cover_reg_top/70.xbar_same_source.2335657224 Mar 07 04:20:35 PM PST 24 Mar 07 04:20:51 PM PST 24 411428663 ps
T1752 /workspace/coverage/cover_reg_top/31.xbar_stress_all_with_reset_error.883751208 Mar 07 04:14:58 PM PST 24 Mar 07 04:17:28 PM PST 24 731948378 ps
T1753 /workspace/coverage/cover_reg_top/56.xbar_stress_all_with_rand_reset.3394161695 Mar 07 04:18:38 PM PST 24 Mar 07 04:19:02 PM PST 24 9418324 ps
T1754 /workspace/coverage/cover_reg_top/1.xbar_same_source.3605772755 Mar 07 04:03:53 PM PST 24 Mar 07 04:04:33 PM PST 24 1264472166 ps
T1755 /workspace/coverage/cover_reg_top/40.xbar_smoke.3132892999 Mar 07 04:16:19 PM PST 24 Mar 07 04:16:30 PM PST 24 248298165 ps
T1756 /workspace/coverage/cover_reg_top/13.xbar_same_source.3771449189 Mar 07 04:10:17 PM PST 24 Mar 07 04:11:51 PM PST 24 2662667319 ps
T1757 /workspace/coverage/cover_reg_top/6.chip_csr_rw.3504945385 Mar 07 04:07:26 PM PST 24 Mar 07 04:14:09 PM PST 24 4181270148 ps
T1758 /workspace/coverage/cover_reg_top/59.xbar_smoke_slow_rsp.3967713768 Mar 07 04:19:00 PM PST 24 Mar 07 04:20:28 PM PST 24 4797909609 ps
T1759 /workspace/coverage/cover_reg_top/27.xbar_random_slow_rsp.317868157 Mar 07 04:14:11 PM PST 24 Mar 07 04:19:09 PM PST 24 16111985527 ps
T816 /workspace/coverage/cover_reg_top/85.xbar_access_same_device_slow_rsp.2462688988 Mar 07 04:22:32 PM PST 24 Mar 07 04:51:49 PM PST 24 103389750054 ps
T1760 /workspace/coverage/cover_reg_top/2.xbar_error_and_unmapped_addr.908547147 Mar 07 04:05:14 PM PST 24 Mar 07 04:05:55 PM PST 24 759033910 ps
T1761 /workspace/coverage/cover_reg_top/45.xbar_unmapped_addr.3420518797 Mar 07 04:17:10 PM PST 24 Mar 07 04:17:41 PM PST 24 652772247 ps
T1762 /workspace/coverage/cover_reg_top/17.chip_csr_rw.4151687235 Mar 07 04:11:43 PM PST 24 Mar 07 04:17:22 PM PST 24 4791471947 ps
T1763 /workspace/coverage/cover_reg_top/47.xbar_access_same_device.1868681076 Mar 07 04:17:19 PM PST 24 Mar 07 04:17:51 PM PST 24 355636522 ps
T1764 /workspace/coverage/cover_reg_top/72.xbar_random_slow_rsp.1555366042 Mar 07 04:20:51 PM PST 24 Mar 07 04:28:12 PM PST 24 26654745550 ps
T1765 /workspace/coverage/cover_reg_top/0.chip_prim_tl_access.111847660 Mar 07 04:02:28 PM PST 24 Mar 07 04:07:39 PM PST 24 8037128867 ps
T1766 /workspace/coverage/cover_reg_top/52.xbar_smoke_zero_delays.1586126618 Mar 07 04:18:10 PM PST 24 Mar 07 04:18:16 PM PST 24 56627876 ps
T1767 /workspace/coverage/cover_reg_top/21.xbar_error_random.3680529255 Mar 07 04:12:48 PM PST 24 Mar 07 04:13:07 PM PST 24 494689099 ps
T450 /workspace/coverage/cover_reg_top/82.xbar_stress_all.1152961887 Mar 07 04:22:11 PM PST 24 Mar 07 04:29:46 PM PST 24 12584800060 ps
T1768 /workspace/coverage/cover_reg_top/4.xbar_smoke_large_delays.533893138 Mar 07 04:05:52 PM PST 24 Mar 07 04:07:25 PM PST 24 7821010832 ps
T1769 /workspace/coverage/cover_reg_top/93.xbar_smoke_large_delays.3969128654 Mar 07 04:23:25 PM PST 24 Mar 07 04:24:49 PM PST 24 7066668806 ps
T1770 /workspace/coverage/cover_reg_top/79.xbar_access_same_device.3066958559 Mar 07 04:21:35 PM PST 24 Mar 07 04:22:55 PM PST 24 2062878146 ps
T1771 /workspace/coverage/cover_reg_top/37.xbar_access_same_device.1029980893 Mar 07 04:16:00 PM PST 24 Mar 07 04:17:27 PM PST 24 1937433127 ps
T1772 /workspace/coverage/cover_reg_top/57.xbar_smoke.4004114057 Mar 07 04:18:45 PM PST 24 Mar 07 04:18:54 PM PST 24 183597003 ps
T1773 /workspace/coverage/cover_reg_top/96.xbar_random_large_delays.977614825 Mar 07 04:23:59 PM PST 24 Mar 07 04:32:27 PM PST 24 44662621445 ps
T1774 /workspace/coverage/cover_reg_top/40.xbar_random_slow_rsp.3938915087 Mar 07 04:16:22 PM PST 24 Mar 07 04:25:47 PM PST 24 31686789434 ps
T1775 /workspace/coverage/cover_reg_top/51.xbar_smoke.643951559 Mar 07 04:17:55 PM PST 24 Mar 07 04:18:04 PM PST 24 162659791 ps
T1776 /workspace/coverage/cover_reg_top/39.xbar_same_source.2713132423 Mar 07 04:16:16 PM PST 24 Mar 07 04:17:49 PM PST 24 2660682255 ps
T1777 /workspace/coverage/cover_reg_top/73.xbar_smoke_zero_delays.4046489425 Mar 07 04:20:48 PM PST 24 Mar 07 04:20:56 PM PST 24 52060790 ps
T1778 /workspace/coverage/cover_reg_top/87.xbar_random_large_delays.1435711573 Mar 07 04:22:41 PM PST 24 Mar 07 04:39:33 PM PST 24 99599717105 ps
T1779 /workspace/coverage/cover_reg_top/17.xbar_access_same_device.3615490751 Mar 07 04:11:37 PM PST 24 Mar 07 04:13:37 PM PST 24 2712459523 ps
T1780 /workspace/coverage/cover_reg_top/4.chip_same_csr_outstanding.1809881828 Mar 07 04:05:45 PM PST 24 Mar 07 04:54:41 PM PST 24 26400836803 ps
T1781 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_error.4195454412 Mar 07 04:17:50 PM PST 24 Mar 07 04:22:07 PM PST 24 3246612912 ps
T1782 /workspace/coverage/cover_reg_top/53.xbar_access_same_device_slow_rsp.3148734830 Mar 07 04:18:19 PM PST 24 Mar 07 04:32:36 PM PST 24 45312910217 ps
T1783 /workspace/coverage/cover_reg_top/99.xbar_smoke.480134215 Mar 07 04:24:17 PM PST 24 Mar 07 04:24:27 PM PST 24 199252563 ps
T1784 /workspace/coverage/cover_reg_top/80.xbar_random_slow_rsp.1244947702 Mar 07 04:21:45 PM PST 24 Mar 07 04:25:55 PM PST 24 14035983253 ps
T1785 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_rand_reset.3981232521 Mar 07 04:10:47 PM PST 24 Mar 07 04:13:44 PM PST 24 443377448 ps
T1786 /workspace/coverage/cover_reg_top/50.xbar_random_slow_rsp.442601812 Mar 07 04:17:52 PM PST 24 Mar 07 04:39:46 PM PST 24 72359137109 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%