Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.10 95.47 94.22 95.06 94.93 97.38 99.53


Total test records in report: 2823
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html

T2509 /workspace/coverage/cover_reg_top/56.xbar_stress_all_with_error.918653196 Mar 21 03:41:39 PM PDT 24 Mar 21 03:42:54 PM PDT 24 2168106651 ps
T2510 /workspace/coverage/cover_reg_top/84.xbar_smoke_zero_delays.4203919221 Mar 21 03:46:59 PM PDT 24 Mar 21 03:47:06 PM PDT 24 47912883 ps
T2511 /workspace/coverage/cover_reg_top/11.chip_tl_errors.641813873 Mar 21 03:32:35 PM PDT 24 Mar 21 03:35:10 PM PDT 24 2806972202 ps
T2512 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_rand_reset.3908199981 Mar 21 03:43:44 PM PDT 24 Mar 21 03:50:26 PM PDT 24 6219118408 ps
T2513 /workspace/coverage/cover_reg_top/0.xbar_access_same_device_slow_rsp.2739349609 Mar 21 03:31:56 PM PDT 24 Mar 21 03:49:29 PM PDT 24 64651035234 ps
T2514 /workspace/coverage/cover_reg_top/44.xbar_smoke_slow_rsp.1292285350 Mar 21 03:39:03 PM PDT 24 Mar 21 03:40:57 PM PDT 24 6653605677 ps
T2515 /workspace/coverage/cover_reg_top/74.xbar_smoke_large_delays.2924421870 Mar 21 03:44:36 PM PDT 24 Mar 21 03:45:53 PM PDT 24 7292968751 ps
T2516 /workspace/coverage/cover_reg_top/70.xbar_error_random.2017688810 Mar 21 03:44:07 PM PDT 24 Mar 21 03:44:25 PM PDT 24 430808149 ps
T2517 /workspace/coverage/cover_reg_top/39.xbar_access_same_device_slow_rsp.583570814 Mar 21 03:38:23 PM PDT 24 Mar 21 04:09:51 PM PDT 24 103507858836 ps
T2518 /workspace/coverage/cover_reg_top/43.xbar_smoke_slow_rsp.477425785 Mar 21 03:38:52 PM PDT 24 Mar 21 03:40:11 PM PDT 24 5105221133 ps
T2519 /workspace/coverage/cover_reg_top/94.xbar_stress_all_with_error.903161281 Mar 21 03:48:18 PM PDT 24 Mar 21 03:59:20 PM PDT 24 17916152999 ps
T2520 /workspace/coverage/cover_reg_top/25.xbar_error_random.2083346075 Mar 21 03:35:39 PM PDT 24 Mar 21 03:37:01 PM PDT 24 2207984891 ps
T2521 /workspace/coverage/cover_reg_top/7.xbar_stress_all_with_reset_error.2396003825 Mar 21 03:32:12 PM PDT 24 Mar 21 03:34:15 PM PDT 24 571431462 ps
T2522 /workspace/coverage/cover_reg_top/33.xbar_random.3685433266 Mar 21 03:37:04 PM PDT 24 Mar 21 03:37:13 PM PDT 24 153341694 ps
T2523 /workspace/coverage/cover_reg_top/32.xbar_random_large_delays.2165022272 Mar 21 03:36:53 PM PDT 24 Mar 21 03:37:35 PM PDT 24 4017394033 ps
T2524 /workspace/coverage/cover_reg_top/83.xbar_access_same_device_slow_rsp.2872134971 Mar 21 03:46:16 PM PDT 24 Mar 21 04:22:04 PM PDT 24 110754153720 ps
T2525 /workspace/coverage/cover_reg_top/18.chip_tl_errors.2639799357 Mar 21 03:34:08 PM PDT 24 Mar 21 03:40:53 PM PDT 24 5081634327 ps
T2526 /workspace/coverage/cover_reg_top/57.xbar_stress_all_with_reset_error.857646787 Mar 21 03:41:48 PM PDT 24 Mar 21 03:43:04 PM PDT 24 128544798 ps
T2527 /workspace/coverage/cover_reg_top/2.xbar_smoke_slow_rsp.518894673 Mar 21 03:31:53 PM PDT 24 Mar 21 03:33:10 PM PDT 24 4598909969 ps
T553 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_reset_error.3989520934 Mar 21 03:43:43 PM PDT 24 Mar 21 03:49:02 PM PDT 24 3110715106 ps
T2528 /workspace/coverage/cover_reg_top/41.xbar_smoke_large_delays.246085646 Mar 21 03:38:44 PM PDT 24 Mar 21 03:40:14 PM PDT 24 8467433720 ps
T2529 /workspace/coverage/cover_reg_top/95.xbar_smoke_slow_rsp.3267950065 Mar 21 03:48:24 PM PDT 24 Mar 21 03:50:02 PM PDT 24 5793607277 ps
T2530 /workspace/coverage/cover_reg_top/11.xbar_random_large_delays.1436229020 Mar 21 03:32:36 PM PDT 24 Mar 21 03:48:58 PM PDT 24 95498797665 ps
T2531 /workspace/coverage/cover_reg_top/58.xbar_same_source.3311339667 Mar 21 03:42:05 PM PDT 24 Mar 21 03:42:23 PM PDT 24 562815207 ps
T2532 /workspace/coverage/cover_reg_top/35.xbar_smoke_slow_rsp.2268062430 Mar 21 03:37:32 PM PDT 24 Mar 21 03:38:31 PM PDT 24 3207030149 ps
T2533 /workspace/coverage/cover_reg_top/55.xbar_random_zero_delays.3260507596 Mar 21 03:41:06 PM PDT 24 Mar 21 03:41:48 PM PDT 24 563422116 ps
T2534 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_rand_reset.1488492514 Mar 21 03:37:45 PM PDT 24 Mar 21 03:40:08 PM PDT 24 318689043 ps
T2535 /workspace/coverage/cover_reg_top/21.xbar_access_same_device_slow_rsp.1206395442 Mar 21 03:34:34 PM PDT 24 Mar 21 03:38:11 PM PDT 24 11981722248 ps
T2536 /workspace/coverage/cover_reg_top/5.xbar_smoke.2299140 Mar 21 03:31:55 PM PDT 24 Mar 21 03:32:04 PM PDT 24 203993095 ps
T2537 /workspace/coverage/cover_reg_top/10.xbar_stress_all_with_rand_reset.2203797527 Mar 21 03:32:35 PM PDT 24 Mar 21 03:32:55 PM PDT 24 39866970 ps
T2538 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_rand_reset.1435705349 Mar 21 03:33:17 PM PDT 24 Mar 21 03:43:55 PM PDT 24 10223810121 ps
T2539 /workspace/coverage/cover_reg_top/20.xbar_stress_all_with_rand_reset.3335121177 Mar 21 03:34:36 PM PDT 24 Mar 21 03:37:25 PM PDT 24 2719793344 ps
T2540 /workspace/coverage/cover_reg_top/76.xbar_random_large_delays.2200661672 Mar 21 03:44:52 PM PDT 24 Mar 21 03:56:14 PM PDT 24 62675896295 ps
T2541 /workspace/coverage/cover_reg_top/6.xbar_error_and_unmapped_addr.953697491 Mar 21 03:32:16 PM PDT 24 Mar 21 03:32:24 PM PDT 24 53586288 ps
T2542 /workspace/coverage/cover_reg_top/68.xbar_unmapped_addr.3459744789 Mar 21 03:43:40 PM PDT 24 Mar 21 03:43:55 PM PDT 24 108361756 ps
T2543 /workspace/coverage/cover_reg_top/79.xbar_stress_all_with_rand_reset.63737013 Mar 21 03:45:47 PM PDT 24 Mar 21 03:55:34 PM PDT 24 6824491416 ps
T2544 /workspace/coverage/cover_reg_top/81.xbar_smoke_large_delays.2246968408 Mar 21 03:45:48 PM PDT 24 Mar 21 03:47:03 PM PDT 24 6744577228 ps
T2545 /workspace/coverage/cover_reg_top/85.xbar_stress_all.2611824367 Mar 21 03:46:48 PM PDT 24 Mar 21 03:53:44 PM PDT 24 10637283728 ps
T2546 /workspace/coverage/cover_reg_top/78.xbar_random.1842814979 Mar 21 03:45:13 PM PDT 24 Mar 21 03:45:41 PM PDT 24 764165660 ps
T2547 /workspace/coverage/cover_reg_top/38.xbar_random_slow_rsp.961728945 Mar 21 03:38:10 PM PDT 24 Mar 21 03:51:11 PM PDT 24 45684933179 ps
T2548 /workspace/coverage/cover_reg_top/95.xbar_smoke_zero_delays.5081489 Mar 21 03:48:17 PM PDT 24 Mar 21 03:48:24 PM PDT 24 53583136 ps
T2549 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_error.1701639247 Mar 21 03:41:05 PM PDT 24 Mar 21 03:42:23 PM PDT 24 1122346774 ps
T2550 /workspace/coverage/cover_reg_top/68.xbar_same_source.1662434445 Mar 21 03:43:40 PM PDT 24 Mar 21 03:44:16 PM PDT 24 462033172 ps
T2551 /workspace/coverage/cover_reg_top/39.xbar_random_zero_delays.297437275 Mar 21 03:38:09 PM PDT 24 Mar 21 03:38:32 PM PDT 24 255911167 ps
T2552 /workspace/coverage/cover_reg_top/77.xbar_random_zero_delays.3406714122 Mar 21 03:45:14 PM PDT 24 Mar 21 03:45:55 PM PDT 24 548080128 ps
T2553 /workspace/coverage/cover_reg_top/82.xbar_smoke_zero_delays.1880653061 Mar 21 03:45:59 PM PDT 24 Mar 21 03:46:05 PM PDT 24 46910529 ps
T2554 /workspace/coverage/cover_reg_top/41.xbar_access_same_device.1067939692 Mar 21 03:38:42 PM PDT 24 Mar 21 03:39:28 PM PDT 24 591112444 ps
T2555 /workspace/coverage/cover_reg_top/39.xbar_random_slow_rsp.1526421854 Mar 21 03:38:24 PM PDT 24 Mar 21 03:56:03 PM PDT 24 56360604501 ps
T2556 /workspace/coverage/cover_reg_top/93.xbar_unmapped_addr.833853583 Mar 21 03:48:09 PM PDT 24 Mar 21 03:48:47 PM PDT 24 293714798 ps
T2557 /workspace/coverage/cover_reg_top/89.xbar_stress_all_with_rand_reset.3230590678 Mar 21 03:47:22 PM PDT 24 Mar 21 03:48:35 PM PDT 24 331396517 ps
T2558 /workspace/coverage/cover_reg_top/57.xbar_stress_all_with_error.2683460287 Mar 21 03:41:46 PM PDT 24 Mar 21 03:48:47 PM PDT 24 12454975338 ps
T2559 /workspace/coverage/cover_reg_top/83.xbar_random.3228942301 Mar 21 03:46:16 PM PDT 24 Mar 21 03:46:52 PM PDT 24 366232894 ps
T2560 /workspace/coverage/cover_reg_top/73.xbar_random.1305198216 Mar 21 03:44:33 PM PDT 24 Mar 21 03:44:58 PM PDT 24 683203025 ps
T2561 /workspace/coverage/cover_reg_top/2.xbar_random_zero_delays.245917349 Mar 21 03:31:44 PM PDT 24 Mar 21 03:32:05 PM PDT 24 229623572 ps
T2562 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_rand_reset.4239825201 Mar 21 03:40:55 PM PDT 24 Mar 21 03:47:56 PM PDT 24 4399117759 ps
T2563 /workspace/coverage/cover_reg_top/7.chip_same_csr_outstanding.15371350 Mar 21 03:32:20 PM PDT 24 Mar 21 04:01:05 PM PDT 24 15084902863 ps
T2564 /workspace/coverage/cover_reg_top/37.xbar_smoke.90683785 Mar 21 03:37:55 PM PDT 24 Mar 21 03:38:05 PM PDT 24 210079817 ps
T2565 /workspace/coverage/cover_reg_top/83.xbar_error_and_unmapped_addr.198569852 Mar 21 03:46:13 PM PDT 24 Mar 21 03:46:49 PM PDT 24 934368720 ps
T2566 /workspace/coverage/cover_reg_top/79.xbar_smoke_slow_rsp.1933214029 Mar 21 03:45:34 PM PDT 24 Mar 21 03:46:51 PM PDT 24 4217598380 ps
T2567 /workspace/coverage/cover_reg_top/12.xbar_stress_all_with_rand_reset.155795970 Mar 21 03:33:03 PM PDT 24 Mar 21 03:34:21 PM PDT 24 140328852 ps
T2568 /workspace/coverage/cover_reg_top/31.xbar_random_slow_rsp.590555590 Mar 21 03:36:50 PM PDT 24 Mar 21 03:46:42 PM PDT 24 34710197496 ps
T2569 /workspace/coverage/cover_reg_top/81.xbar_smoke_zero_delays.2809886495 Mar 21 03:45:46 PM PDT 24 Mar 21 03:45:52 PM PDT 24 37953491 ps
T2570 /workspace/coverage/cover_reg_top/54.xbar_unmapped_addr.1298857501 Mar 21 03:41:05 PM PDT 24 Mar 21 03:41:17 PM PDT 24 186428676 ps
T2571 /workspace/coverage/cover_reg_top/83.xbar_smoke_large_delays.2713586243 Mar 21 03:46:12 PM PDT 24 Mar 21 03:47:47 PM PDT 24 8665114540 ps
T2572 /workspace/coverage/cover_reg_top/2.xbar_smoke.583413201 Mar 21 03:31:41 PM PDT 24 Mar 21 03:31:47 PM PDT 24 43105747 ps
T2573 /workspace/coverage/cover_reg_top/34.xbar_access_same_device_slow_rsp.2976852560 Mar 21 03:37:31 PM PDT 24 Mar 21 04:14:11 PM PDT 24 125787410390 ps
T2574 /workspace/coverage/cover_reg_top/62.xbar_random_slow_rsp.638791450 Mar 21 03:42:33 PM PDT 24 Mar 21 03:59:19 PM PDT 24 50991392874 ps
T2575 /workspace/coverage/cover_reg_top/81.xbar_access_same_device_slow_rsp.1281018521 Mar 21 03:46:02 PM PDT 24 Mar 21 04:13:09 PM PDT 24 87110672502 ps
T2576 /workspace/coverage/cover_reg_top/80.xbar_error_and_unmapped_addr.2621270274 Mar 21 03:45:48 PM PDT 24 Mar 21 03:46:19 PM PDT 24 283995491 ps
T2577 /workspace/coverage/cover_reg_top/33.xbar_error_and_unmapped_addr.2737580493 Mar 21 03:37:20 PM PDT 24 Mar 21 03:37:34 PM PDT 24 285104522 ps
T2578 /workspace/coverage/cover_reg_top/0.xbar_same_source.4172572407 Mar 21 03:31:52 PM PDT 24 Mar 21 03:32:20 PM PDT 24 385651138 ps
T2579 /workspace/coverage/cover_reg_top/4.xbar_smoke_slow_rsp.1031046844 Mar 21 03:31:59 PM PDT 24 Mar 21 03:33:16 PM PDT 24 4930141839 ps
T2580 /workspace/coverage/cover_reg_top/89.xbar_same_source.2153922009 Mar 21 03:47:20 PM PDT 24 Mar 21 03:47:50 PM PDT 24 933052965 ps
T2581 /workspace/coverage/cover_reg_top/4.xbar_random_slow_rsp.3410303810 Mar 21 03:31:55 PM PDT 24 Mar 21 03:38:51 PM PDT 24 23594129707 ps
T2582 /workspace/coverage/cover_reg_top/67.xbar_random_large_delays.3291917614 Mar 21 03:43:27 PM PDT 24 Mar 21 03:47:36 PM PDT 24 21016054774 ps
T2583 /workspace/coverage/cover_reg_top/79.xbar_random_zero_delays.1851504824 Mar 21 03:45:32 PM PDT 24 Mar 21 03:46:23 PM PDT 24 670630172 ps
T2584 /workspace/coverage/cover_reg_top/82.xbar_error_and_unmapped_addr.2045692718 Mar 21 03:46:14 PM PDT 24 Mar 21 03:46:53 PM PDT 24 1094039828 ps
T2585 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_rand_reset.2921546116 Mar 21 03:40:41 PM PDT 24 Mar 21 03:43:44 PM PDT 24 464433014 ps
T2586 /workspace/coverage/cover_reg_top/13.xbar_random_zero_delays.3620294619 Mar 21 03:33:04 PM PDT 24 Mar 21 03:33:48 PM PDT 24 498540788 ps
T2587 /workspace/coverage/cover_reg_top/89.xbar_stress_all.370506057 Mar 21 03:47:21 PM PDT 24 Mar 21 03:51:38 PM PDT 24 3234433588 ps
T2588 /workspace/coverage/cover_reg_top/28.xbar_random.106937414 Mar 21 03:36:12 PM PDT 24 Mar 21 03:36:25 PM PDT 24 206362193 ps
T2589 /workspace/coverage/cover_reg_top/73.xbar_smoke_large_delays.1209236375 Mar 21 03:44:19 PM PDT 24 Mar 21 03:46:05 PM PDT 24 9575876310 ps
T2590 /workspace/coverage/cover_reg_top/69.xbar_random.252190732 Mar 21 03:43:39 PM PDT 24 Mar 21 03:43:54 PM PDT 24 147593325 ps
T2591 /workspace/coverage/cover_reg_top/46.xbar_unmapped_addr.922568238 Mar 21 03:39:29 PM PDT 24 Mar 21 03:40:07 PM PDT 24 291033512 ps
T551 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_error.3631808206 Mar 21 03:44:21 PM PDT 24 Mar 21 03:47:12 PM PDT 24 4347529713 ps
T2592 /workspace/coverage/cover_reg_top/80.xbar_random_zero_delays.3818864097 Mar 21 03:45:48 PM PDT 24 Mar 21 03:46:01 PM PDT 24 125560206 ps
T2593 /workspace/coverage/cover_reg_top/13.xbar_access_same_device_slow_rsp.1851543218 Mar 21 03:33:04 PM PDT 24 Mar 21 04:05:16 PM PDT 24 114699011172 ps
T2594 /workspace/coverage/cover_reg_top/51.xbar_stress_all.2355267747 Mar 21 03:40:42 PM PDT 24 Mar 21 03:46:28 PM PDT 24 9579947765 ps
T2595 /workspace/coverage/cover_reg_top/50.xbar_unmapped_addr.1560650433 Mar 21 03:40:23 PM PDT 24 Mar 21 03:40:40 PM PDT 24 144012987 ps
T2596 /workspace/coverage/cover_reg_top/74.xbar_same_source.1776195563 Mar 21 03:44:42 PM PDT 24 Mar 21 03:45:08 PM PDT 24 317367321 ps
T2597 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_error.3626076360 Mar 21 03:36:35 PM PDT 24 Mar 21 03:36:44 PM PDT 24 175184219 ps
T2598 /workspace/coverage/cover_reg_top/72.xbar_error_random.505472894 Mar 21 03:44:17 PM PDT 24 Mar 21 03:44:50 PM PDT 24 951233622 ps
T2599 /workspace/coverage/cover_reg_top/14.xbar_smoke_zero_delays.2984926245 Mar 21 03:33:18 PM PDT 24 Mar 21 03:33:24 PM PDT 24 41625534 ps
T2600 /workspace/coverage/cover_reg_top/45.xbar_smoke_large_delays.2802466765 Mar 21 03:39:15 PM PDT 24 Mar 21 03:40:42 PM PDT 24 7990189343 ps
T2601 /workspace/coverage/cover_reg_top/74.xbar_smoke.977405573 Mar 21 03:44:30 PM PDT 24 Mar 21 03:44:38 PM PDT 24 168974571 ps
T2602 /workspace/coverage/cover_reg_top/86.xbar_random_zero_delays.4078595184 Mar 21 03:46:43 PM PDT 24 Mar 21 03:46:56 PM PDT 24 96679845 ps
T2603 /workspace/coverage/cover_reg_top/93.xbar_random_slow_rsp.1603421181 Mar 21 03:47:59 PM PDT 24 Mar 21 03:56:48 PM PDT 24 27080559203 ps
T2604 /workspace/coverage/cover_reg_top/13.xbar_smoke_slow_rsp.1985328947 Mar 21 03:33:02 PM PDT 24 Mar 21 03:34:16 PM PDT 24 4165108005 ps
T2605 /workspace/coverage/cover_reg_top/3.chip_same_csr_outstanding.1320120574 Mar 21 03:31:57 PM PDT 24 Mar 21 04:04:16 PM PDT 24 16003529108 ps
T2606 /workspace/coverage/cover_reg_top/39.xbar_error_random.2585761726 Mar 21 03:38:25 PM PDT 24 Mar 21 03:38:50 PM PDT 24 272912922 ps
T2607 /workspace/coverage/cover_reg_top/32.xbar_random.574752476 Mar 21 03:36:54 PM PDT 24 Mar 21 03:38:05 PM PDT 24 2047330685 ps
T2608 /workspace/coverage/cover_reg_top/46.xbar_random_large_delays.4290185286 Mar 21 03:39:27 PM PDT 24 Mar 21 03:47:30 PM PDT 24 49431103523 ps
T2609 /workspace/coverage/cover_reg_top/29.xbar_access_same_device_slow_rsp.3653969454 Mar 21 03:36:36 PM PDT 24 Mar 21 03:45:44 PM PDT 24 35392898935 ps
T2610 /workspace/coverage/cover_reg_top/66.xbar_smoke_zero_delays.401039146 Mar 21 03:43:16 PM PDT 24 Mar 21 03:43:22 PM PDT 24 51710650 ps
T2611 /workspace/coverage/cover_reg_top/54.xbar_access_same_device_slow_rsp.817649363 Mar 21 03:40:54 PM PDT 24 Mar 21 04:12:58 PM PDT 24 101589509475 ps
T2612 /workspace/coverage/cover_reg_top/2.chip_tl_errors.4204239033 Mar 21 03:31:44 PM PDT 24 Mar 21 03:35:44 PM PDT 24 4160914875 ps
T2613 /workspace/coverage/cover_reg_top/39.xbar_smoke_slow_rsp.1062852070 Mar 21 03:38:11 PM PDT 24 Mar 21 03:39:24 PM PDT 24 4234001685 ps
T2614 /workspace/coverage/cover_reg_top/64.xbar_random_zero_delays.37365714 Mar 21 03:42:51 PM PDT 24 Mar 21 03:43:23 PM PDT 24 337003814 ps
T2615 /workspace/coverage/cover_reg_top/96.xbar_error_random.3960476072 Mar 21 03:48:35 PM PDT 24 Mar 21 03:48:50 PM PDT 24 151798119 ps
T2616 /workspace/coverage/cover_reg_top/78.xbar_access_same_device_slow_rsp.1156440174 Mar 21 03:45:31 PM PDT 24 Mar 21 04:18:12 PM PDT 24 108363527407 ps
T2617 /workspace/coverage/cover_reg_top/8.xbar_stress_all_with_error.244838658 Mar 21 03:32:30 PM PDT 24 Mar 21 03:39:28 PM PDT 24 10785060252 ps
T2618 /workspace/coverage/cover_reg_top/34.xbar_unmapped_addr.3503854022 Mar 21 03:37:27 PM PDT 24 Mar 21 03:38:13 PM PDT 24 1202727711 ps
T2619 /workspace/coverage/cover_reg_top/49.xbar_unmapped_addr.4067567693 Mar 21 03:40:11 PM PDT 24 Mar 21 03:40:34 PM PDT 24 194760106 ps
T2620 /workspace/coverage/cover_reg_top/12.xbar_error_and_unmapped_addr.2951280621 Mar 21 03:33:02 PM PDT 24 Mar 21 03:33:13 PM PDT 24 250400764 ps
T2621 /workspace/coverage/cover_reg_top/27.xbar_unmapped_addr.2493149686 Mar 21 03:35:55 PM PDT 24 Mar 21 03:36:16 PM PDT 24 163228090 ps
T2622 /workspace/coverage/cover_reg_top/62.xbar_unmapped_addr.1819422153 Mar 21 03:42:35 PM PDT 24 Mar 21 03:42:55 PM PDT 24 385290346 ps
T2623 /workspace/coverage/cover_reg_top/36.xbar_stress_all_with_reset_error.2224775280 Mar 21 03:37:55 PM PDT 24 Mar 21 03:41:47 PM PDT 24 673136260 ps
T2624 /workspace/coverage/cover_reg_top/46.xbar_smoke_large_delays.48514389 Mar 21 03:39:26 PM PDT 24 Mar 21 03:40:35 PM PDT 24 6080965924 ps
T2625 /workspace/coverage/cover_reg_top/58.xbar_random_large_delays.793591318 Mar 21 03:41:45 PM PDT 24 Mar 21 03:51:37 PM PDT 24 53340091180 ps
T2626 /workspace/coverage/cover_reg_top/59.xbar_smoke_large_delays.253511787 Mar 21 03:42:04 PM PDT 24 Mar 21 03:43:24 PM PDT 24 7696581921 ps
T2627 /workspace/coverage/cover_reg_top/36.xbar_error_random.3424402896 Mar 21 03:37:42 PM PDT 24 Mar 21 03:38:05 PM PDT 24 561840085 ps
T2628 /workspace/coverage/cover_reg_top/77.xbar_stress_all_with_reset_error.2772046435 Mar 21 03:45:15 PM PDT 24 Mar 21 03:51:47 PM PDT 24 8793333023 ps
T2629 /workspace/coverage/cover_reg_top/75.xbar_random.2297456781 Mar 21 03:44:43 PM PDT 24 Mar 21 03:45:27 PM PDT 24 1363512180 ps
T2630 /workspace/coverage/cover_reg_top/2.xbar_random_slow_rsp.428590721 Mar 21 03:31:44 PM PDT 24 Mar 21 03:34:52 PM PDT 24 11057246721 ps
T2631 /workspace/coverage/cover_reg_top/16.xbar_random.1965688121 Mar 21 03:33:41 PM PDT 24 Mar 21 03:35:07 PM PDT 24 2179480652 ps
T2632 /workspace/coverage/cover_reg_top/94.xbar_random_large_delays.483926081 Mar 21 03:48:06 PM PDT 24 Mar 21 03:52:01 PM PDT 24 21897616560 ps
T2633 /workspace/coverage/cover_reg_top/1.xbar_random_large_delays.3631496595 Mar 21 03:31:44 PM PDT 24 Mar 21 03:33:42 PM PDT 24 10220682566 ps
T2634 /workspace/coverage/cover_reg_top/52.xbar_random_zero_delays.1508429745 Mar 21 03:40:41 PM PDT 24 Mar 21 03:40:47 PM PDT 24 35855468 ps
T2635 /workspace/coverage/cover_reg_top/20.chip_tl_errors.1196673154 Mar 21 03:34:20 PM PDT 24 Mar 21 03:38:46 PM PDT 24 3209732130 ps
T2636 /workspace/coverage/cover_reg_top/21.xbar_smoke_large_delays.645271656 Mar 21 03:34:41 PM PDT 24 Mar 21 03:35:52 PM PDT 24 7014536200 ps
T2637 /workspace/coverage/cover_reg_top/25.xbar_random_zero_delays.1244535591 Mar 21 03:35:41 PM PDT 24 Mar 21 03:36:31 PM PDT 24 469627276 ps
T2638 /workspace/coverage/cover_reg_top/35.xbar_random.2606874458 Mar 21 03:37:31 PM PDT 24 Mar 21 03:37:54 PM PDT 24 517249485 ps
T2639 /workspace/coverage/cover_reg_top/82.xbar_smoke.1968134898 Mar 21 03:45:59 PM PDT 24 Mar 21 03:46:07 PM PDT 24 171734254 ps
T2640 /workspace/coverage/cover_reg_top/9.xbar_stress_all.484198772 Mar 21 03:32:26 PM PDT 24 Mar 21 03:34:50 PM PDT 24 4204569517 ps
T2641 /workspace/coverage/cover_reg_top/25.xbar_access_same_device.3832287801 Mar 21 03:35:43 PM PDT 24 Mar 21 03:37:15 PM PDT 24 1947886649 ps
T2642 /workspace/coverage/cover_reg_top/91.xbar_same_source.3200585470 Mar 21 03:47:44 PM PDT 24 Mar 21 03:47:51 PM PDT 24 54486507 ps
T2643 /workspace/coverage/cover_reg_top/18.xbar_access_same_device.540765781 Mar 21 03:34:14 PM PDT 24 Mar 21 03:35:41 PM PDT 24 2120836849 ps
T2644 /workspace/coverage/cover_reg_top/4.xbar_smoke.1403442717 Mar 21 03:32:02 PM PDT 24 Mar 21 03:32:09 PM PDT 24 53820258 ps
T2645 /workspace/coverage/cover_reg_top/24.xbar_access_same_device_slow_rsp.579789005 Mar 21 03:35:26 PM PDT 24 Mar 21 04:30:56 PM PDT 24 174350803800 ps
T2646 /workspace/coverage/cover_reg_top/23.xbar_access_same_device_slow_rsp.3953370144 Mar 21 03:35:15 PM PDT 24 Mar 21 03:48:56 PM PDT 24 47854205243 ps
T2647 /workspace/coverage/cover_reg_top/29.xbar_stress_all.631863042 Mar 21 03:36:36 PM PDT 24 Mar 21 03:41:45 PM PDT 24 7632267199 ps
T2648 /workspace/coverage/cover_reg_top/18.xbar_access_same_device_slow_rsp.1402590998 Mar 21 03:34:07 PM PDT 24 Mar 21 04:08:52 PM PDT 24 122009787499 ps
T2649 /workspace/coverage/cover_reg_top/91.xbar_smoke_large_delays.3633186082 Mar 21 03:47:31 PM PDT 24 Mar 21 03:49:08 PM PDT 24 9075258599 ps
T2650 /workspace/coverage/cover_reg_top/39.xbar_access_same_device.1855496209 Mar 21 03:38:22 PM PDT 24 Mar 21 03:39:21 PM PDT 24 790403915 ps
T2651 /workspace/coverage/cover_reg_top/93.xbar_smoke_large_delays.525602080 Mar 21 03:47:55 PM PDT 24 Mar 21 03:49:25 PM PDT 24 7981572424 ps
T2652 /workspace/coverage/cover_reg_top/31.xbar_smoke_large_delays.1159039835 Mar 21 03:36:53 PM PDT 24 Mar 21 03:38:19 PM PDT 24 7900636003 ps
T2653 /workspace/coverage/cover_reg_top/18.xbar_error_random.1093277881 Mar 21 03:34:06 PM PDT 24 Mar 21 03:34:27 PM PDT 24 553739058 ps
T2654 /workspace/coverage/cover_reg_top/71.xbar_unmapped_addr.260578953 Mar 21 03:44:09 PM PDT 24 Mar 21 03:44:35 PM PDT 24 241350866 ps
T2655 /workspace/coverage/cover_reg_top/76.xbar_smoke.306735677 Mar 21 03:44:56 PM PDT 24 Mar 21 03:45:03 PM PDT 24 47389039 ps
T2656 /workspace/coverage/cover_reg_top/3.xbar_access_same_device.2754479879 Mar 21 03:31:57 PM PDT 24 Mar 21 03:33:05 PM PDT 24 930111491 ps
T2657 /workspace/coverage/cover_reg_top/44.xbar_random_zero_delays.1145244073 Mar 21 03:39:06 PM PDT 24 Mar 21 03:39:57 PM PDT 24 585685159 ps
T2658 /workspace/coverage/cover_reg_top/92.xbar_stress_all.1459313540 Mar 21 03:47:54 PM PDT 24 Mar 21 03:49:44 PM PDT 24 1155475350 ps
T2659 /workspace/coverage/cover_reg_top/27.xbar_access_same_device_slow_rsp.2469269097 Mar 21 03:35:56 PM PDT 24 Mar 21 03:36:47 PM PDT 24 2710340016 ps
T2660 /workspace/coverage/cover_reg_top/17.xbar_access_same_device.4115275660 Mar 21 03:33:54 PM PDT 24 Mar 21 03:34:24 PM PDT 24 746208530 ps
T2661 /workspace/coverage/cover_reg_top/37.xbar_random_zero_delays.2421165760 Mar 21 03:37:56 PM PDT 24 Mar 21 03:38:32 PM PDT 24 443931061 ps
T2662 /workspace/coverage/cover_reg_top/81.xbar_stress_all_with_error.1312675330 Mar 21 03:46:03 PM PDT 24 Mar 21 03:46:41 PM PDT 24 605399708 ps
T2663 /workspace/coverage/cover_reg_top/70.xbar_access_same_device.4020396188 Mar 21 03:43:54 PM PDT 24 Mar 21 03:45:38 PM PDT 24 2700012544 ps
T2664 /workspace/coverage/cover_reg_top/93.xbar_same_source.1978186625 Mar 21 03:47:55 PM PDT 24 Mar 21 03:48:08 PM PDT 24 344796651 ps
T2665 /workspace/coverage/cover_reg_top/60.xbar_smoke_slow_rsp.3145611139 Mar 21 03:42:08 PM PDT 24 Mar 21 03:43:20 PM PDT 24 4127963369 ps
T2666 /workspace/coverage/cover_reg_top/60.xbar_stress_all_with_error.633213493 Mar 21 03:42:23 PM PDT 24 Mar 21 03:46:44 PM PDT 24 3233119151 ps
T2667 /workspace/coverage/cover_reg_top/6.xbar_stress_all_with_reset_error.1278247418 Mar 21 03:32:18 PM PDT 24 Mar 21 03:36:20 PM PDT 24 5666175037 ps
T2668 /workspace/coverage/cover_reg_top/37.xbar_access_same_device_slow_rsp.2742114853 Mar 21 03:37:58 PM PDT 24 Mar 21 04:10:44 PM PDT 24 111670801442 ps
T2669 /workspace/coverage/cover_reg_top/96.xbar_access_same_device_slow_rsp.768084242 Mar 21 03:48:43 PM PDT 24 Mar 21 03:49:34 PM PDT 24 2734845383 ps
T2670 /workspace/coverage/cover_reg_top/97.xbar_random_zero_delays.2783523319 Mar 21 03:48:40 PM PDT 24 Mar 21 03:49:11 PM PDT 24 370092640 ps
T2671 /workspace/coverage/cover_reg_top/68.xbar_smoke_slow_rsp.1325689176 Mar 21 03:43:29 PM PDT 24 Mar 21 03:44:53 PM PDT 24 4776917956 ps
T2672 /workspace/coverage/cover_reg_top/0.chip_csr_rw.1282484734 Mar 21 03:31:58 PM PDT 24 Mar 21 03:36:19 PM PDT 24 4284158700 ps
T2673 /workspace/coverage/cover_reg_top/99.xbar_random_zero_delays.3542361837 Mar 21 03:49:09 PM PDT 24 Mar 21 03:49:56 PM PDT 24 560504674 ps
T2674 /workspace/coverage/cover_reg_top/62.xbar_same_source.1554328768 Mar 21 03:42:33 PM PDT 24 Mar 21 03:43:06 PM PDT 24 1122472181 ps
T2675 /workspace/coverage/cover_reg_top/90.xbar_smoke_slow_rsp.2939189229 Mar 21 03:47:25 PM PDT 24 Mar 21 03:49:03 PM PDT 24 5385622116 ps
T2676 /workspace/coverage/cover_reg_top/39.xbar_smoke_zero_delays.2749407915 Mar 21 03:38:11 PM PDT 24 Mar 21 03:38:18 PM PDT 24 53923758 ps
T2677 /workspace/coverage/cover_reg_top/73.xbar_smoke.1486231284 Mar 21 03:44:17 PM PDT 24 Mar 21 03:44:25 PM PDT 24 55011116 ps
T2678 /workspace/coverage/cover_reg_top/13.xbar_smoke_large_delays.2394301301 Mar 21 03:32:41 PM PDT 24 Mar 21 03:34:38 PM PDT 24 10547077318 ps
T2679 /workspace/coverage/cover_reg_top/89.xbar_smoke_zero_delays.2599915630 Mar 21 03:47:15 PM PDT 24 Mar 21 03:47:21 PM PDT 24 42811365 ps
T2680 /workspace/coverage/cover_reg_top/7.chip_tl_errors.3759836936 Mar 21 03:32:13 PM PDT 24 Mar 21 03:36:32 PM PDT 24 4425456782 ps
T2681 /workspace/coverage/cover_reg_top/70.xbar_smoke.3301258152 Mar 21 03:43:54 PM PDT 24 Mar 21 03:44:04 PM PDT 24 248419509 ps
T2682 /workspace/coverage/cover_reg_top/95.xbar_same_source.1835299637 Mar 21 03:48:18 PM PDT 24 Mar 21 03:49:11 PM PDT 24 1616007248 ps
T2683 /workspace/coverage/cover_reg_top/94.xbar_error_and_unmapped_addr.1705755307 Mar 21 03:48:18 PM PDT 24 Mar 21 03:48:39 PM PDT 24 520078508 ps
T2684 /workspace/coverage/cover_reg_top/31.xbar_smoke.3312968369 Mar 21 03:36:52 PM PDT 24 Mar 21 03:37:03 PM PDT 24 224421542 ps
T2685 /workspace/coverage/cover_reg_top/60.xbar_stress_all.3211021692 Mar 21 03:42:21 PM PDT 24 Mar 21 03:46:32 PM PDT 24 6530634637 ps
T2686 /workspace/coverage/cover_reg_top/94.xbar_unmapped_addr.574597479 Mar 21 03:48:23 PM PDT 24 Mar 21 03:49:17 PM PDT 24 1189266221 ps
T2687 /workspace/coverage/cover_reg_top/62.xbar_smoke_zero_delays.2504091085 Mar 21 03:42:25 PM PDT 24 Mar 21 03:42:32 PM PDT 24 51641234 ps
T2688 /workspace/coverage/cover_reg_top/22.xbar_access_same_device_slow_rsp.678589956 Mar 21 03:34:51 PM PDT 24 Mar 21 03:57:28 PM PDT 24 71091716492 ps
T2689 /workspace/coverage/cover_reg_top/2.chip_prim_tl_access.3888919193 Mar 21 03:31:43 PM PDT 24 Mar 21 03:35:51 PM PDT 24 7024635933 ps
T2690 /workspace/coverage/cover_reg_top/39.xbar_random_large_delays.1204987046 Mar 21 03:38:09 PM PDT 24 Mar 21 03:39:01 PM PDT 24 4804763077 ps
T2691 /workspace/coverage/cover_reg_top/35.xbar_smoke_large_delays.2714157594 Mar 21 03:37:28 PM PDT 24 Mar 21 03:39:10 PM PDT 24 9587308171 ps
T2692 /workspace/coverage/cover_reg_top/39.xbar_stress_all_with_rand_reset.2781036576 Mar 21 03:38:25 PM PDT 24 Mar 21 03:42:33 PM PDT 24 1617014648 ps
T2693 /workspace/coverage/cover_reg_top/60.xbar_random_large_delays.3613366850 Mar 21 03:42:08 PM PDT 24 Mar 21 03:45:17 PM PDT 24 18124957766 ps
T2694 /workspace/coverage/cover_reg_top/54.xbar_smoke_large_delays.2966468006 Mar 21 03:40:52 PM PDT 24 Mar 21 03:42:19 PM PDT 24 8335616137 ps
T2695 /workspace/coverage/cover_reg_top/91.xbar_access_same_device_slow_rsp.1105226367 Mar 21 03:47:49 PM PDT 24 Mar 21 03:59:03 PM PDT 24 36251159022 ps
T2696 /workspace/coverage/cover_reg_top/67.xbar_smoke_zero_delays.3527946320 Mar 21 03:43:17 PM PDT 24 Mar 21 03:43:24 PM PDT 24 51675145 ps
T2697 /workspace/coverage/cover_reg_top/88.xbar_smoke_large_delays.2329144184 Mar 21 03:47:13 PM PDT 24 Mar 21 03:48:39 PM PDT 24 7420124249 ps
T2698 /workspace/coverage/cover_reg_top/9.chip_same_csr_outstanding.3580747336 Mar 21 03:32:26 PM PDT 24 Mar 21 04:30:00 PM PDT 24 26865025611 ps
T2699 /workspace/coverage/cover_reg_top/29.xbar_error_random.442668182 Mar 21 03:36:35 PM PDT 24 Mar 21 03:36:49 PM PDT 24 315010480 ps
T2700 /workspace/coverage/cover_reg_top/58.xbar_random_zero_delays.1826516478 Mar 21 03:41:44 PM PDT 24 Mar 21 03:42:06 PM PDT 24 217962788 ps
T2701 /workspace/coverage/cover_reg_top/65.xbar_error_random.2157680202 Mar 21 03:43:03 PM PDT 24 Mar 21 03:43:31 PM PDT 24 810554674 ps
T2702 /workspace/coverage/cover_reg_top/98.xbar_error_random.1011979831 Mar 21 03:48:58 PM PDT 24 Mar 21 03:50:07 PM PDT 24 1889491185 ps
T2703 /workspace/coverage/cover_reg_top/47.xbar_stress_all_with_error.2842494234 Mar 21 03:39:45 PM PDT 24 Mar 21 03:43:58 PM PDT 24 7479585801 ps
T2704 /workspace/coverage/cover_reg_top/83.xbar_access_same_device.4243320545 Mar 21 03:46:14 PM PDT 24 Mar 21 03:48:44 PM PDT 24 3386197147 ps
T2705 /workspace/coverage/cover_reg_top/18.chip_csr_rw.2816135932 Mar 21 03:34:08 PM PDT 24 Mar 21 03:43:44 PM PDT 24 6162168704 ps
T2706 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_rand_reset.3584245489 Mar 21 03:39:04 PM PDT 24 Mar 21 03:40:03 PM PDT 24 235109455 ps
T2707 /workspace/coverage/cover_reg_top/29.xbar_access_same_device.1198494027 Mar 21 03:36:38 PM PDT 24 Mar 21 03:37:20 PM PDT 24 996584985 ps
T2708 /workspace/coverage/cover_reg_top/74.xbar_stress_all.2421591712 Mar 21 03:44:41 PM PDT 24 Mar 21 03:46:04 PM PDT 24 948807523 ps
T2709 /workspace/coverage/cover_reg_top/82.xbar_random_large_delays.3564999283 Mar 21 03:46:01 PM PDT 24 Mar 21 03:54:02 PM PDT 24 39694239783 ps
T2710 /workspace/coverage/cover_reg_top/92.xbar_error_and_unmapped_addr.2837088072 Mar 21 03:47:55 PM PDT 24 Mar 21 03:48:37 PM PDT 24 1122879234 ps
T2711 /workspace/coverage/cover_reg_top/82.xbar_access_same_device.3102700688 Mar 21 03:45:59 PM PDT 24 Mar 21 03:47:26 PM PDT 24 1768618415 ps
T2712 /workspace/coverage/cover_reg_top/86.xbar_smoke.389974263 Mar 21 03:46:38 PM PDT 24 Mar 21 03:46:45 PM PDT 24 52987324 ps
T2713 /workspace/coverage/cover_reg_top/20.xbar_access_same_device.2881813151 Mar 21 03:34:32 PM PDT 24 Mar 21 03:37:03 PM PDT 24 3273184827 ps
T2714 /workspace/coverage/cover_reg_top/22.xbar_random_slow_rsp.1182696087 Mar 21 03:34:52 PM PDT 24 Mar 21 03:52:53 PM PDT 24 58711970507 ps
T2715 /workspace/coverage/cover_reg_top/29.xbar_random_slow_rsp.2396923057 Mar 21 03:36:17 PM PDT 24 Mar 21 03:41:48 PM PDT 24 18328632388 ps
T2716 /workspace/coverage/cover_reg_top/88.xbar_error_and_unmapped_addr.662037044 Mar 21 03:47:12 PM PDT 24 Mar 21 03:48:04 PM PDT 24 1190272179 ps
T2717 /workspace/coverage/cover_reg_top/41.xbar_random_large_delays.4143812492 Mar 21 03:38:40 PM PDT 24 Mar 21 03:41:23 PM PDT 24 15094551741 ps
T2718 /workspace/coverage/cover_reg_top/69.xbar_random_zero_delays.2844638729 Mar 21 03:43:41 PM PDT 24 Mar 21 03:44:29 PM PDT 24 509652946 ps
T2719 /workspace/coverage/cover_reg_top/52.xbar_error_random.603429620 Mar 21 03:40:41 PM PDT 24 Mar 21 03:41:16 PM PDT 24 353825003 ps
T2720 /workspace/coverage/cover_reg_top/83.xbar_same_source.1698376340 Mar 21 03:46:16 PM PDT 24 Mar 21 03:46:55 PM PDT 24 1328196273 ps
T2721 /workspace/coverage/cover_reg_top/73.xbar_error_random.4255365839 Mar 21 03:44:31 PM PDT 24 Mar 21 03:44:55 PM PDT 24 290935307 ps
T2722 /workspace/coverage/cover_reg_top/19.xbar_stress_all_with_reset_error.188865099 Mar 21 03:34:18 PM PDT 24 Mar 21 03:34:50 PM PDT 24 72561008 ps
T2723 /workspace/coverage/cover_reg_top/83.xbar_smoke_zero_delays.2929378774 Mar 21 03:46:16 PM PDT 24 Mar 21 03:46:22 PM PDT 24 43541515 ps
T2724 /workspace/coverage/cover_reg_top/20.xbar_same_source.4077342531 Mar 21 03:34:38 PM PDT 24 Mar 21 03:35:18 PM PDT 24 559149518 ps
T2725 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_error.1730651324 Mar 21 03:43:41 PM PDT 24 Mar 21 03:50:38 PM PDT 24 10997625455 ps
T2726 /workspace/coverage/cover_reg_top/55.xbar_unmapped_addr.3613512480 Mar 21 03:41:19 PM PDT 24 Mar 21 03:41:28 PM PDT 24 50750559 ps
T2727 /workspace/coverage/cover_reg_top/16.chip_tl_errors.1873270726 Mar 21 03:33:31 PM PDT 24 Mar 21 03:36:30 PM PDT 24 2653637896 ps
T2728 /workspace/coverage/cover_reg_top/75.xbar_access_same_device_slow_rsp.983742883 Mar 21 03:44:50 PM PDT 24 Mar 21 03:48:37 PM PDT 24 13225353373 ps
T2729 /workspace/coverage/cover_reg_top/90.xbar_random_slow_rsp.3508302966 Mar 21 03:47:33 PM PDT 24 Mar 21 04:02:04 PM PDT 24 47079092368 ps
T2730 /workspace/coverage/cover_reg_top/94.xbar_error_random.2376985412 Mar 21 03:48:22 PM PDT 24 Mar 21 03:48:36 PM PDT 24 378888398 ps
T2731 /workspace/coverage/cover_reg_top/7.xbar_smoke_large_delays.148372762 Mar 21 03:32:11 PM PDT 24 Mar 21 03:33:28 PM PDT 24 7044988150 ps
T2732 /workspace/coverage/cover_reg_top/15.xbar_random_slow_rsp.2734094610 Mar 21 03:33:33 PM PDT 24 Mar 21 03:42:50 PM PDT 24 32257921076 ps
T2733 /workspace/coverage/cover_reg_top/22.xbar_smoke_slow_rsp.155398771 Mar 21 03:34:54 PM PDT 24 Mar 21 03:36:42 PM PDT 24 6213152575 ps
T2734 /workspace/coverage/cover_reg_top/92.xbar_access_same_device_slow_rsp.123676467 Mar 21 03:47:57 PM PDT 24 Mar 21 04:03:49 PM PDT 24 50104041432 ps
T2735 /workspace/coverage/cover_reg_top/44.xbar_random_large_delays.2487851690 Mar 21 03:39:06 PM PDT 24 Mar 21 03:58:03 PM PDT 24 96777840747 ps
T2736 /workspace/coverage/cover_reg_top/76.xbar_smoke_zero_delays.1553028819 Mar 21 03:44:51 PM PDT 24 Mar 21 03:44:58 PM PDT 24 42588473 ps
T2737 /workspace/coverage/cover_reg_top/95.xbar_access_same_device.2181890863 Mar 21 03:48:23 PM PDT 24 Mar 21 03:48:42 PM PDT 24 215235481 ps
T2738 /workspace/coverage/cover_reg_top/64.xbar_random_large_delays.629060759 Mar 21 03:42:49 PM PDT 24 Mar 21 03:51:30 PM PDT 24 49824105787 ps
T2739 /workspace/coverage/cover_reg_top/63.xbar_error_random.3131570658 Mar 21 03:42:49 PM PDT 24 Mar 21 03:44:23 PM PDT 24 2686537030 ps
T2740 /workspace/coverage/cover_reg_top/1.chip_prim_tl_access.2571135262 Mar 21 03:31:50 PM PDT 24 Mar 21 03:37:37 PM PDT 24 7369610076 ps
T2741 /workspace/coverage/cover_reg_top/15.chip_same_csr_outstanding.1866735441 Mar 21 03:33:35 PM PDT 24 Mar 21 04:14:44 PM PDT 24 17949798822 ps
T2742 /workspace/coverage/cover_reg_top/95.xbar_stress_all_with_rand_reset.214537656 Mar 21 03:48:39 PM PDT 24 Mar 21 03:52:49 PM PDT 24 3170553680 ps
T2743 /workspace/coverage/cover_reg_top/0.xbar_stress_all_with_error.894373040 Mar 21 03:31:59 PM PDT 24 Mar 21 03:38:49 PM PDT 24 11186534297 ps
T2744 /workspace/coverage/cover_reg_top/13.xbar_error_random.2444962626 Mar 21 03:33:17 PM PDT 24 Mar 21 03:34:42 PM PDT 24 2467431817 ps
T2745 /workspace/coverage/cover_reg_top/17.xbar_random_slow_rsp.2025841126 Mar 21 03:33:54 PM PDT 24 Mar 21 03:43:29 PM PDT 24 31110103914 ps
T2746 /workspace/coverage/cover_reg_top/40.xbar_stress_all_with_error.419902647 Mar 21 03:38:42 PM PDT 24 Mar 21 03:39:36 PM PDT 24 1490549894 ps
T2747 /workspace/coverage/cover_reg_top/77.xbar_access_same_device.2677443851 Mar 21 03:45:14 PM PDT 24 Mar 21 03:45:47 PM PDT 24 417467988 ps
T2748 /workspace/coverage/cover_reg_top/35.xbar_stress_all.2387062934 Mar 21 03:37:45 PM PDT 24 Mar 21 03:46:39 PM PDT 24 12493132897 ps
T2749 /workspace/coverage/cover_reg_top/6.xbar_random_large_delays.1600086876 Mar 21 03:32:13 PM PDT 24 Mar 21 03:35:12 PM PDT 24 18362214477 ps
T2750 /workspace/coverage/cover_reg_top/16.xbar_stress_all_with_reset_error.3927193113 Mar 21 03:33:46 PM PDT 24 Mar 21 03:35:44 PM PDT 24 1053382088 ps
T2751 /workspace/coverage/cover_reg_top/16.xbar_stress_all.3609519827 Mar 21 03:33:46 PM PDT 24 Mar 21 03:37:24 PM PDT 24 6364393801 ps
T2752 /workspace/coverage/cover_reg_top/97.xbar_stress_all_with_error.1726035636 Mar 21 03:48:39 PM PDT 24 Mar 21 03:53:18 PM PDT 24 7602523868 ps
T2753 /workspace/coverage/cover_reg_top/32.xbar_error_and_unmapped_addr.4002368389 Mar 21 03:37:02 PM PDT 24 Mar 21 03:37:20 PM PDT 24 139807827 ps
T2754 /workspace/coverage/cover_reg_top/9.xbar_smoke_slow_rsp.702417792 Mar 21 03:32:27 PM PDT 24 Mar 21 03:33:42 PM PDT 24 4581357732 ps
T2755 /workspace/coverage/cover_reg_top/36.xbar_stress_all_with_rand_reset.28817138 Mar 21 03:37:55 PM PDT 24 Mar 21 03:44:08 PM PDT 24 4868778475 ps
T2756 /workspace/coverage/cover_reg_top/99.xbar_smoke_zero_delays.2282530472 Mar 21 03:49:10 PM PDT 24 Mar 21 03:49:16 PM PDT 24 35759907 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%