Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.10 95.47 94.22 95.06 94.93 97.38 99.53


Total test records in report: 2823
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html

T1232 /workspace/coverage/cover_reg_top/87.xbar_smoke_zero_delays.3255893315 Mar 21 03:46:56 PM PDT 24 Mar 21 03:47:03 PM PDT 24 49751608 ps
T1233 /workspace/coverage/cover_reg_top/59.xbar_same_source.1090828095 Mar 21 03:41:56 PM PDT 24 Mar 21 03:42:34 PM PDT 24 1243150631 ps
T1234 /workspace/coverage/cover_reg_top/47.xbar_smoke_slow_rsp.3496214119 Mar 21 03:39:42 PM PDT 24 Mar 21 03:41:30 PM PDT 24 6367527086 ps
T473 /workspace/coverage/cover_reg_top/39.xbar_stress_all.70965810 Mar 21 03:38:27 PM PDT 24 Mar 21 03:40:44 PM PDT 24 2000391648 ps
T333 /workspace/coverage/cover_reg_top/16.chip_same_csr_outstanding.1171700174 Mar 21 03:33:38 PM PDT 24 Mar 21 04:05:27 PM PDT 24 15040424700 ps
T535 /workspace/coverage/cover_reg_top/31.xbar_stress_all_with_error.1753046855 Mar 21 03:36:51 PM PDT 24 Mar 21 03:45:47 PM PDT 24 16105350883 ps
T1235 /workspace/coverage/cover_reg_top/68.xbar_smoke_large_delays.1928884174 Mar 21 03:43:31 PM PDT 24 Mar 21 03:44:52 PM PDT 24 7690925604 ps
T364 /workspace/coverage/cover_reg_top/25.chip_tl_errors.1245668096 Mar 21 03:35:31 PM PDT 24 Mar 21 03:40:39 PM PDT 24 4630152910 ps
T422 /workspace/coverage/cover_reg_top/80.xbar_random.2191908159 Mar 21 03:45:47 PM PDT 24 Mar 21 03:46:35 PM PDT 24 555408501 ps
T408 /workspace/coverage/cover_reg_top/15.xbar_stress_all.1103901556 Mar 21 03:33:31 PM PDT 24 Mar 21 03:41:07 PM PDT 24 5897521351 ps
T467 /workspace/coverage/cover_reg_top/69.xbar_random_slow_rsp.591683559 Mar 21 03:43:50 PM PDT 24 Mar 21 04:04:28 PM PDT 24 64399448436 ps
T569 /workspace/coverage/cover_reg_top/31.xbar_same_source.33070650 Mar 21 03:36:56 PM PDT 24 Mar 21 03:37:21 PM PDT 24 300180819 ps
T564 /workspace/coverage/cover_reg_top/2.xbar_random.3087000103 Mar 21 03:31:53 PM PDT 24 Mar 21 03:33:11 PM PDT 24 1970226693 ps
T471 /workspace/coverage/cover_reg_top/79.xbar_stress_all.3163206012 Mar 21 03:45:44 PM PDT 24 Mar 21 03:54:29 PM PDT 24 14091448394 ps
T504 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_reset_error.3035702780 Mar 21 03:31:57 PM PDT 24 Mar 21 03:33:16 PM PDT 24 300951157 ps
T1236 /workspace/coverage/cover_reg_top/98.xbar_smoke.3907779393 Mar 21 03:48:39 PM PDT 24 Mar 21 03:48:45 PM PDT 24 51923569 ps
T587 /workspace/coverage/cover_reg_top/79.xbar_stress_all_with_reset_error.680665426 Mar 21 03:45:47 PM PDT 24 Mar 21 03:55:28 PM PDT 24 10738952321 ps
T497 /workspace/coverage/cover_reg_top/29.chip_tl_errors.3982523492 Mar 21 03:36:15 PM PDT 24 Mar 21 03:39:19 PM PDT 24 3321922361 ps
T547 /workspace/coverage/cover_reg_top/99.xbar_unmapped_addr.2200617649 Mar 21 03:49:08 PM PDT 24 Mar 21 03:49:51 PM PDT 24 892626150 ps
T588 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_reset_error.742005064 Mar 21 03:40:05 PM PDT 24 Mar 21 03:49:34 PM PDT 24 13409624441 ps
T494 /workspace/coverage/cover_reg_top/12.chip_tl_errors.1163153343 Mar 21 03:32:43 PM PDT 24 Mar 21 03:40:20 PM PDT 24 4980337168 ps
T1237 /workspace/coverage/cover_reg_top/93.xbar_random_zero_delays.1629444583 Mar 21 03:47:55 PM PDT 24 Mar 21 03:48:15 PM PDT 24 187146245 ps
T1238 /workspace/coverage/cover_reg_top/22.xbar_error_and_unmapped_addr.1016498237 Mar 21 03:35:14 PM PDT 24 Mar 21 03:35:30 PM PDT 24 300922273 ps
T505 /workspace/coverage/cover_reg_top/17.xbar_same_source.2869345500 Mar 21 03:33:54 PM PDT 24 Mar 21 03:34:57 PM PDT 24 2070367485 ps
T740 /workspace/coverage/cover_reg_top/35.xbar_access_same_device.3099892827 Mar 21 03:37:29 PM PDT 24 Mar 21 03:38:09 PM PDT 24 984713211 ps
T1239 /workspace/coverage/cover_reg_top/43.xbar_error_and_unmapped_addr.3343600894 Mar 21 03:38:52 PM PDT 24 Mar 21 03:39:22 PM PDT 24 226002795 ps
T1240 /workspace/coverage/cover_reg_top/30.xbar_smoke_zero_delays.34823980 Mar 21 03:36:36 PM PDT 24 Mar 21 03:36:43 PM PDT 24 51396169 ps
T513 /workspace/coverage/cover_reg_top/10.xbar_random_large_delays.3867007634 Mar 21 03:32:29 PM PDT 24 Mar 21 03:48:27 PM PDT 24 85590663609 ps
T1241 /workspace/coverage/cover_reg_top/35.xbar_smoke_zero_delays.2153072559 Mar 21 03:37:32 PM PDT 24 Mar 21 03:37:39 PM PDT 24 40330462 ps
T1242 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_error.2538951842 Mar 21 03:44:28 PM PDT 24 Mar 21 03:44:56 PM PDT 24 397478385 ps
T1243 /workspace/coverage/cover_reg_top/78.xbar_smoke_zero_delays.2843319055 Mar 21 03:45:15 PM PDT 24 Mar 21 03:45:22 PM PDT 24 60472504 ps
T433 /workspace/coverage/cover_reg_top/11.xbar_stress_all.656197314 Mar 21 03:32:43 PM PDT 24 Mar 21 03:34:40 PM PDT 24 1494242581 ps
T420 /workspace/coverage/cover_reg_top/0.xbar_random_slow_rsp.2132228254 Mar 21 03:31:55 PM PDT 24 Mar 21 03:40:13 PM PDT 24 27718896495 ps
T1244 /workspace/coverage/cover_reg_top/17.xbar_error_and_unmapped_addr.3708729066 Mar 21 03:34:07 PM PDT 24 Mar 21 03:34:53 PM PDT 24 1125371398 ps
T1245 /workspace/coverage/cover_reg_top/8.xbar_smoke.2253171968 Mar 21 03:32:28 PM PDT 24 Mar 21 03:32:36 PM PDT 24 123883701 ps
T561 /workspace/coverage/cover_reg_top/52.xbar_stress_all.427770419 Mar 21 03:40:40 PM PDT 24 Mar 21 03:41:49 PM PDT 24 742106834 ps
T414 /workspace/coverage/cover_reg_top/2.xbar_stress_all.1053728698 Mar 21 03:31:44 PM PDT 24 Mar 21 03:36:34 PM PDT 24 3572268853 ps
T520 /workspace/coverage/cover_reg_top/40.xbar_stress_all.2397523693 Mar 21 03:38:38 PM PDT 24 Mar 21 03:40:34 PM PDT 24 1297946273 ps
T412 /workspace/coverage/cover_reg_top/57.xbar_stress_all.1260978989 Mar 21 03:41:45 PM PDT 24 Mar 21 03:48:46 PM PDT 24 10179854431 ps
T1246 /workspace/coverage/cover_reg_top/8.xbar_smoke_zero_delays.1535448349 Mar 21 03:32:26 PM PDT 24 Mar 21 03:32:33 PM PDT 24 45312709 ps
T590 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_reset_error.1768732290 Mar 21 03:36:35 PM PDT 24 Mar 21 03:43:15 PM PDT 24 3528436716 ps
T567 /workspace/coverage/cover_reg_top/72.xbar_random_slow_rsp.52766398 Mar 21 03:44:18 PM PDT 24 Mar 21 03:50:43 PM PDT 24 21593530386 ps
T783 /workspace/coverage/cover_reg_top/97.xbar_stress_all_with_rand_reset.567176604 Mar 21 03:48:40 PM PDT 24 Mar 21 03:50:02 PM PDT 24 234750915 ps
T741 /workspace/coverage/cover_reg_top/50.xbar_access_same_device.3505124077 Mar 21 03:40:23 PM PDT 24 Mar 21 03:41:26 PM PDT 24 959631169 ps
T736 /workspace/coverage/cover_reg_top/96.xbar_access_same_device.1811427215 Mar 21 03:48:29 PM PDT 24 Mar 21 03:49:42 PM PDT 24 1592302910 ps
T784 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_reset_error.1384887430 Mar 21 03:39:18 PM PDT 24 Mar 21 03:40:43 PM PDT 24 236963392 ps
T519 /workspace/coverage/cover_reg_top/20.xbar_unmapped_addr.2231068491 Mar 21 03:34:35 PM PDT 24 Mar 21 03:35:18 PM PDT 24 1015052634 ps
T438 /workspace/coverage/cover_reg_top/61.xbar_random_zero_delays.153753447 Mar 21 03:42:18 PM PDT 24 Mar 21 03:43:11 PM PDT 24 603291025 ps
T514 /workspace/coverage/cover_reg_top/83.xbar_stress_all.2274805826 Mar 21 03:46:32 PM PDT 24 Mar 21 03:53:07 PM PDT 24 9809988535 ps
T793 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_reset_error.2038539431 Mar 21 03:48:08 PM PDT 24 Mar 21 03:51:06 PM PDT 24 647327538 ps
T1247 /workspace/coverage/cover_reg_top/19.xbar_access_same_device.191622188 Mar 21 03:34:21 PM PDT 24 Mar 21 03:34:28 PM PDT 24 15637627 ps
T361 /workspace/coverage/cover_reg_top/0.chip_same_csr_outstanding.2516066087 Mar 21 03:31:40 PM PDT 24 Mar 21 04:38:32 PM PDT 24 31126839241 ps
T1248 /workspace/coverage/cover_reg_top/19.xbar_error_and_unmapped_addr.3225092797 Mar 21 03:34:21 PM PDT 24 Mar 21 03:35:11 PM PDT 24 1323628455 ps
T335 /workspace/coverage/cover_reg_top/12.chip_csr_rw.3970136369 Mar 21 03:33:02 PM PDT 24 Mar 21 03:37:42 PM PDT 24 3890377720 ps
T769 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_error.52638289 Mar 21 03:39:14 PM PDT 24 Mar 21 03:42:46 PM PDT 24 5956029112 ps
T362 /workspace/coverage/cover_reg_top/11.chip_same_csr_outstanding.126133390 Mar 21 03:32:34 PM PDT 24 Mar 21 03:58:40 PM PDT 24 15431545871 ps
T523 /workspace/coverage/cover_reg_top/0.xbar_stress_all_with_rand_reset.1950019465 Mar 21 03:31:59 PM PDT 24 Mar 21 03:37:28 PM PDT 24 4585116064 ps
T1249 /workspace/coverage/cover_reg_top/87.xbar_stress_all_with_error.2770038166 Mar 21 03:47:21 PM PDT 24 Mar 21 03:50:41 PM PDT 24 5782798236 ps
T1250 /workspace/coverage/cover_reg_top/28.xbar_smoke_large_delays.2005091317 Mar 21 03:36:12 PM PDT 24 Mar 21 03:37:51 PM PDT 24 8947499491 ps
T1251 /workspace/coverage/cover_reg_top/6.xbar_smoke_large_delays.2968348538 Mar 21 03:32:15 PM PDT 24 Mar 21 03:33:57 PM PDT 24 9876446706 ps
T1252 /workspace/coverage/cover_reg_top/27.xbar_stress_all_with_rand_reset.3942054955 Mar 21 03:35:55 PM PDT 24 Mar 21 03:36:37 PM PDT 24 156675674 ps
T568 /workspace/coverage/cover_reg_top/23.xbar_random_large_delays.3503140261 Mar 21 03:35:13 PM PDT 24 Mar 21 03:46:26 PM PDT 24 64706652955 ps
T1253 /workspace/coverage/cover_reg_top/25.xbar_smoke_slow_rsp.1695558894 Mar 21 03:35:27 PM PDT 24 Mar 21 03:37:22 PM PDT 24 6312497471 ps
T1254 /workspace/coverage/cover_reg_top/27.xbar_error_random.1706568025 Mar 21 03:35:57 PM PDT 24 Mar 21 03:36:11 PM PDT 24 124305197 ps
T745 /workspace/coverage/cover_reg_top/32.xbar_access_same_device_slow_rsp.698125848 Mar 21 03:36:54 PM PDT 24 Mar 21 03:41:42 PM PDT 24 15871686897 ps
T1255 /workspace/coverage/cover_reg_top/45.xbar_random_zero_delays.2974328271 Mar 21 03:39:14 PM PDT 24 Mar 21 03:39:38 PM PDT 24 259570400 ps
T1256 /workspace/coverage/cover_reg_top/93.xbar_error_and_unmapped_addr.2998075504 Mar 21 03:48:06 PM PDT 24 Mar 21 03:48:28 PM PDT 24 488531029 ps
T751 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_reset_error.3680049130 Mar 21 03:39:32 PM PDT 24 Mar 21 03:46:45 PM PDT 24 9093489349 ps
T1257 /workspace/coverage/cover_reg_top/69.xbar_smoke_zero_delays.2679655446 Mar 21 03:43:43 PM PDT 24 Mar 21 03:43:50 PM PDT 24 49720746 ps
T753 /workspace/coverage/cover_reg_top/86.xbar_stress_all_with_error.384737253 Mar 21 03:46:57 PM PDT 24 Mar 21 03:51:00 PM PDT 24 3256323833 ps
T418 /workspace/coverage/cover_reg_top/24.xbar_random_slow_rsp.3051149777 Mar 21 03:35:23 PM PDT 24 Mar 21 03:50:41 PM PDT 24 49194507746 ps
T423 /workspace/coverage/cover_reg_top/31.xbar_stress_all.4278989049 Mar 21 03:36:54 PM PDT 24 Mar 21 03:38:49 PM PDT 24 2778046809 ps
T518 /workspace/coverage/cover_reg_top/44.xbar_random.2684902800 Mar 21 03:39:04 PM PDT 24 Mar 21 03:39:40 PM PDT 24 390267307 ps
T1258 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_error.2908047652 Mar 21 03:31:56 PM PDT 24 Mar 21 03:32:56 PM PDT 24 922520738 ps
T1259 /workspace/coverage/cover_reg_top/27.xbar_smoke_zero_delays.3056771912 Mar 21 03:35:55 PM PDT 24 Mar 21 03:36:02 PM PDT 24 50026522 ps
T1260 /workspace/coverage/cover_reg_top/70.xbar_error_and_unmapped_addr.916661649 Mar 21 03:44:10 PM PDT 24 Mar 21 03:44:24 PM PDT 24 121262347 ps
T1261 /workspace/coverage/cover_reg_top/0.xbar_error_random.94493491 Mar 21 03:32:00 PM PDT 24 Mar 21 03:32:20 PM PDT 24 574237117 ps
T1262 /workspace/coverage/cover_reg_top/11.xbar_stress_all_with_error.2040744757 Mar 21 03:32:43 PM PDT 24 Mar 21 03:36:45 PM PDT 24 3112719049 ps
T763 /workspace/coverage/cover_reg_top/66.xbar_access_same_device.2569851494 Mar 21 03:43:15 PM PDT 24 Mar 21 03:43:27 PM PDT 24 254559978 ps
T1263 /workspace/coverage/cover_reg_top/33.xbar_smoke.1956756353 Mar 21 03:37:06 PM PDT 24 Mar 21 03:37:12 PM PDT 24 38600807 ps
T406 /workspace/coverage/cover_reg_top/59.xbar_stress_all.3995659473 Mar 21 03:42:11 PM PDT 24 Mar 21 03:45:16 PM PDT 24 4269923124 ps
T427 /workspace/coverage/cover_reg_top/74.xbar_stress_all_with_rand_reset.947437675 Mar 21 03:44:45 PM PDT 24 Mar 21 03:49:22 PM PDT 24 1906254204 ps
T1264 /workspace/coverage/cover_reg_top/19.xbar_error_random.2670191080 Mar 21 03:34:18 PM PDT 24 Mar 21 03:34:26 PM PDT 24 135415413 ps
T1265 /workspace/coverage/cover_reg_top/84.xbar_random_slow_rsp.3369438653 Mar 21 03:46:27 PM PDT 24 Mar 21 03:50:49 PM PDT 24 15208424354 ps
T577 /workspace/coverage/cover_reg_top/42.xbar_random_large_delays.3614789149 Mar 21 03:38:50 PM PDT 24 Mar 21 03:57:29 PM PDT 24 105309040564 ps
T536 /workspace/coverage/cover_reg_top/2.xbar_smoke_zero_delays.463152930 Mar 21 03:31:44 PM PDT 24 Mar 21 03:31:51 PM PDT 24 56574465 ps
T463 /workspace/coverage/cover_reg_top/30.xbar_random_zero_delays.1588983445 Mar 21 03:36:37 PM PDT 24 Mar 21 03:37:24 PM PDT 24 489148833 ps
T1266 /workspace/coverage/cover_reg_top/2.xbar_error_and_unmapped_addr.3787532357 Mar 21 03:31:52 PM PDT 24 Mar 21 03:32:07 PM PDT 24 326782917 ps
T495 /workspace/coverage/cover_reg_top/24.chip_tl_errors.4048860410 Mar 21 03:35:24 PM PDT 24 Mar 21 03:40:23 PM PDT 24 4693943736 ps
T415 /workspace/coverage/cover_reg_top/2.xbar_unmapped_addr.2551984427 Mar 21 03:31:40 PM PDT 24 Mar 21 03:32:16 PM PDT 24 975700270 ps
T1267 /workspace/coverage/cover_reg_top/72.xbar_smoke_slow_rsp.936709188 Mar 21 03:44:18 PM PDT 24 Mar 21 03:45:49 PM PDT 24 5215011755 ps
T1268 /workspace/coverage/cover_reg_top/54.xbar_error_and_unmapped_addr.2155253789 Mar 21 03:41:05 PM PDT 24 Mar 21 03:41:21 PM PDT 24 329372594 ps
T1269 /workspace/coverage/cover_reg_top/51.xbar_error_and_unmapped_addr.638543680 Mar 21 03:40:40 PM PDT 24 Mar 21 03:41:14 PM PDT 24 268588691 ps
T468 /workspace/coverage/cover_reg_top/73.xbar_random_large_delays.399120511 Mar 21 03:44:28 PM PDT 24 Mar 21 03:58:43 PM PDT 24 66959685324 ps
T416 /workspace/coverage/cover_reg_top/19.xbar_stress_all_with_rand_reset.3724392918 Mar 21 03:34:19 PM PDT 24 Mar 21 03:49:26 PM PDT 24 8552868378 ps
T1270 /workspace/coverage/cover_reg_top/83.xbar_error_random.2116383160 Mar 21 03:46:17 PM PDT 24 Mar 21 03:46:28 PM PDT 24 268153920 ps
T575 /workspace/coverage/cover_reg_top/27.xbar_smoke_slow_rsp.1739440409 Mar 21 03:35:58 PM PDT 24 Mar 21 03:37:33 PM PDT 24 6369645195 ps
T1271 /workspace/coverage/cover_reg_top/10.xbar_smoke_slow_rsp.2185820384 Mar 21 03:32:32 PM PDT 24 Mar 21 03:33:48 PM PDT 24 4034796478 ps
T454 /workspace/coverage/cover_reg_top/35.xbar_access_same_device_slow_rsp.3827566773 Mar 21 03:37:27 PM PDT 24 Mar 21 04:23:46 PM PDT 24 144272109363 ps
T409 /workspace/coverage/cover_reg_top/56.xbar_random_zero_delays.3826970320 Mar 21 03:41:19 PM PDT 24 Mar 21 03:41:42 PM PDT 24 277713821 ps
T1272 /workspace/coverage/cover_reg_top/26.xbar_error_random.1396527263 Mar 21 03:35:41 PM PDT 24 Mar 21 03:36:17 PM PDT 24 434371448 ps
T1273 /workspace/coverage/cover_reg_top/91.xbar_error_random.3243393356 Mar 21 03:47:43 PM PDT 24 Mar 21 03:49:12 PM PDT 24 2303516131 ps
T334 /workspace/coverage/cover_reg_top/1.chip_csr_aliasing.1024113393 Mar 21 03:31:51 PM PDT 24 Mar 21 06:30:44 PM PDT 24 66601073848 ps
T1274 /workspace/coverage/cover_reg_top/24.xbar_random_large_delays.3368139602 Mar 21 03:35:30 PM PDT 24 Mar 21 03:46:35 PM PDT 24 63610222426 ps
T545 /workspace/coverage/cover_reg_top/23.xbar_smoke_slow_rsp.2327032812 Mar 21 03:35:11 PM PDT 24 Mar 21 03:37:15 PM PDT 24 6750929862 ps
T1275 /workspace/coverage/cover_reg_top/22.xbar_smoke_large_delays.2989363888 Mar 21 03:34:51 PM PDT 24 Mar 21 03:36:39 PM PDT 24 9745540914 ps
T1276 /workspace/coverage/cover_reg_top/97.xbar_smoke_zero_delays.2818507653 Mar 21 03:48:44 PM PDT 24 Mar 21 03:48:51 PM PDT 24 60377524 ps
T1277 /workspace/coverage/cover_reg_top/89.xbar_unmapped_addr.3370567738 Mar 21 03:47:21 PM PDT 24 Mar 21 03:47:29 PM PDT 24 43352672 ps
T532 /workspace/coverage/cover_reg_top/83.xbar_stress_all_with_rand_reset.1788331366 Mar 21 03:46:27 PM PDT 24 Mar 21 03:49:35 PM PDT 24 1741466823 ps
T1278 /workspace/coverage/cover_reg_top/76.xbar_error_and_unmapped_addr.15324127 Mar 21 03:45:04 PM PDT 24 Mar 21 03:45:19 PM PDT 24 107123483 ps
T1279 /workspace/coverage/cover_reg_top/30.xbar_smoke.2204986358 Mar 21 03:36:36 PM PDT 24 Mar 21 03:36:43 PM PDT 24 126051516 ps
T538 /workspace/coverage/cover_reg_top/82.xbar_same_source.3139585412 Mar 21 03:46:00 PM PDT 24 Mar 21 03:46:35 PM PDT 24 1117429509 ps
T752 /workspace/coverage/cover_reg_top/60.xbar_access_same_device.2796114484 Mar 21 03:42:08 PM PDT 24 Mar 21 03:44:18 PM PDT 24 2977921619 ps
T496 /workspace/coverage/cover_reg_top/6.chip_tl_errors.967507268 Mar 21 03:32:12 PM PDT 24 Mar 21 03:36:53 PM PDT 24 3986733291 ps
T1280 /workspace/coverage/cover_reg_top/19.xbar_random_zero_delays.1346461253 Mar 21 03:34:23 PM PDT 24 Mar 21 03:34:30 PM PDT 24 40395765 ps
T1281 /workspace/coverage/cover_reg_top/85.xbar_smoke.958339339 Mar 21 03:46:27 PM PDT 24 Mar 21 03:46:35 PM PDT 24 181782816 ps
T1282 /workspace/coverage/cover_reg_top/71.xbar_error_random.2753610852 Mar 21 03:44:13 PM PDT 24 Mar 21 03:45:36 PM PDT 24 2216588772 ps
T1283 /workspace/coverage/cover_reg_top/70.xbar_smoke_zero_delays.2033068754 Mar 21 03:43:54 PM PDT 24 Mar 21 03:44:00 PM PDT 24 40093884 ps
T448 /workspace/coverage/cover_reg_top/67.xbar_access_same_device_slow_rsp.1266343130 Mar 21 03:43:28 PM PDT 24 Mar 21 04:35:43 PM PDT 24 164654323551 ps
T624 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_reset_error.3223998427 Mar 21 03:31:44 PM PDT 24 Mar 21 03:43:05 PM PDT 24 8630344131 ps
T1284 /workspace/coverage/cover_reg_top/1.xbar_unmapped_addr.3126213799 Mar 21 03:31:42 PM PDT 24 Mar 21 03:32:08 PM PDT 24 646479719 ps
T459 /workspace/coverage/cover_reg_top/56.xbar_random_large_delays.1211355758 Mar 21 03:41:17 PM PDT 24 Mar 21 04:01:20 PM PDT 24 96398778045 ps
T1285 /workspace/coverage/cover_reg_top/97.xbar_smoke_slow_rsp.935012537 Mar 21 03:48:39 PM PDT 24 Mar 21 03:50:39 PM PDT 24 6007395152 ps
T1286 /workspace/coverage/cover_reg_top/75.xbar_error_random.4236669575 Mar 21 03:44:54 PM PDT 24 Mar 21 03:45:27 PM PDT 24 406269597 ps
T1287 /workspace/coverage/cover_reg_top/47.xbar_random.1205560419 Mar 21 03:39:42 PM PDT 24 Mar 21 03:40:09 PM PDT 24 672727730 ps
T1288 /workspace/coverage/cover_reg_top/66.xbar_smoke_slow_rsp.3860212066 Mar 21 03:43:16 PM PDT 24 Mar 21 03:45:14 PM PDT 24 6925624850 ps
T1289 /workspace/coverage/cover_reg_top/30.xbar_stress_all_with_error.1616094978 Mar 21 03:36:51 PM PDT 24 Mar 21 03:38:34 PM PDT 24 2417125669 ps
T1290 /workspace/coverage/cover_reg_top/89.xbar_smoke_slow_rsp.2573677205 Mar 21 03:47:12 PM PDT 24 Mar 21 03:48:35 PM PDT 24 5006033250 ps
T425 /workspace/coverage/cover_reg_top/35.xbar_unmapped_addr.2653192463 Mar 21 03:37:46 PM PDT 24 Mar 21 03:38:32 PM PDT 24 1069667445 ps
T1291 /workspace/coverage/cover_reg_top/3.xbar_smoke.1238711327 Mar 21 03:31:59 PM PDT 24 Mar 21 03:32:05 PM PDT 24 43869284 ps
T1292 /workspace/coverage/cover_reg_top/88.xbar_smoke.4003977034 Mar 21 03:47:13 PM PDT 24 Mar 21 03:47:22 PM PDT 24 194074327 ps
T1293 /workspace/coverage/cover_reg_top/75.xbar_smoke_zero_delays.2480164590 Mar 21 03:44:41 PM PDT 24 Mar 21 03:44:47 PM PDT 24 43251065 ps
T1294 /workspace/coverage/cover_reg_top/1.xbar_access_same_device.2488287421 Mar 21 03:31:41 PM PDT 24 Mar 21 03:31:48 PM PDT 24 17244728 ps
T407 /workspace/coverage/cover_reg_top/50.xbar_stress_all_with_rand_reset.2718723490 Mar 21 03:40:21 PM PDT 24 Mar 21 03:43:18 PM PDT 24 4355052002 ps
T419 /workspace/coverage/cover_reg_top/41.xbar_random.2654421187 Mar 21 03:38:39 PM PDT 24 Mar 21 03:39:28 PM PDT 24 542779132 ps
T1295 /workspace/coverage/cover_reg_top/27.xbar_random_slow_rsp.1741116219 Mar 21 03:35:54 PM PDT 24 Mar 21 03:48:30 PM PDT 24 39376585538 ps
T426 /workspace/coverage/cover_reg_top/72.xbar_stress_all.260067684 Mar 21 03:44:19 PM PDT 24 Mar 21 03:53:18 PM PDT 24 14435791382 ps
T737 /workspace/coverage/cover_reg_top/10.xbar_stress_all_with_error.2292955112 Mar 21 03:32:34 PM PDT 24 Mar 21 03:40:49 PM PDT 24 10925737098 ps
T540 /workspace/coverage/cover_reg_top/88.xbar_random_large_delays.1272599768 Mar 21 03:47:13 PM PDT 24 Mar 21 04:02:13 PM PDT 24 82624198270 ps
T1296 /workspace/coverage/cover_reg_top/85.xbar_error_and_unmapped_addr.2319035518 Mar 21 03:46:40 PM PDT 24 Mar 21 03:46:49 PM PDT 24 161339993 ps
T1297 /workspace/coverage/cover_reg_top/83.xbar_smoke_slow_rsp.994055852 Mar 21 03:46:17 PM PDT 24 Mar 21 03:47:54 PM PDT 24 6372425022 ps
T750 /workspace/coverage/cover_reg_top/79.xbar_stress_all_with_error.1118911165 Mar 21 03:45:51 PM PDT 24 Mar 21 03:48:34 PM PDT 24 2759724316 ps
T428 /workspace/coverage/cover_reg_top/72.xbar_access_same_device_slow_rsp.3584398377 Mar 21 03:44:18 PM PDT 24 Mar 21 04:25:10 PM PDT 24 131778706457 ps
T452 /workspace/coverage/cover_reg_top/29.xbar_random_large_delays.3402824475 Mar 21 03:36:12 PM PDT 24 Mar 21 03:44:48 PM PDT 24 45501439799 ps
T1298 /workspace/coverage/cover_reg_top/19.xbar_random.1465005270 Mar 21 03:34:05 PM PDT 24 Mar 21 03:34:30 PM PDT 24 708135152 ps
T580 /workspace/coverage/cover_reg_top/64.xbar_random_slow_rsp.4112653355 Mar 21 03:42:51 PM PDT 24 Mar 21 04:03:38 PM PDT 24 66953251908 ps
T464 /workspace/coverage/cover_reg_top/60.xbar_same_source.193617546 Mar 21 03:42:09 PM PDT 24 Mar 21 03:42:43 PM PDT 24 400612632 ps
T1299 /workspace/coverage/cover_reg_top/55.xbar_smoke.1877706505 Mar 21 03:41:04 PM PDT 24 Mar 21 03:41:10 PM PDT 24 45241401 ps
T1300 /workspace/coverage/cover_reg_top/34.xbar_same_source.2772979749 Mar 21 03:37:27 PM PDT 24 Mar 21 03:37:41 PM PDT 24 410813360 ps
T1301 /workspace/coverage/cover_reg_top/22.xbar_smoke_zero_delays.3033459889 Mar 21 03:34:52 PM PDT 24 Mar 21 03:35:00 PM PDT 24 35918292 ps
T1302 /workspace/coverage/cover_reg_top/48.xbar_error_and_unmapped_addr.2639743884 Mar 21 03:39:55 PM PDT 24 Mar 21 03:40:03 PM PDT 24 55954711 ps
T1303 /workspace/coverage/cover_reg_top/75.xbar_smoke_large_delays.3629199005 Mar 21 03:44:41 PM PDT 24 Mar 21 03:45:47 PM PDT 24 5728171280 ps
T1304 /workspace/coverage/cover_reg_top/23.xbar_random.1963678171 Mar 21 03:35:10 PM PDT 24 Mar 21 03:35:22 PM PDT 24 267393235 ps
T413 /workspace/coverage/cover_reg_top/81.xbar_access_same_device.1741831283 Mar 21 03:46:00 PM PDT 24 Mar 21 03:48:10 PM PDT 24 2825002318 ps
T1305 /workspace/coverage/cover_reg_top/93.xbar_access_same_device.1568308649 Mar 21 03:47:55 PM PDT 24 Mar 21 03:48:14 PM PDT 24 232776620 ps
T533 /workspace/coverage/cover_reg_top/4.xbar_random.216100782 Mar 21 03:31:56 PM PDT 24 Mar 21 03:33:09 PM PDT 24 1773685952 ps
T574 /workspace/coverage/cover_reg_top/19.xbar_random_slow_rsp.1403751814 Mar 21 03:34:19 PM PDT 24 Mar 21 03:52:25 PM PDT 24 59114272011 ps
T1306 /workspace/coverage/cover_reg_top/88.xbar_stress_all.2651596480 Mar 21 03:47:21 PM PDT 24 Mar 21 03:47:48 PM PDT 24 614291365 ps
T1307 /workspace/coverage/cover_reg_top/65.xbar_smoke_zero_delays.2105213677 Mar 21 03:43:07 PM PDT 24 Mar 21 03:43:13 PM PDT 24 40832262 ps
T521 /workspace/coverage/cover_reg_top/31.xbar_random_zero_delays.3638030403 Mar 21 03:36:53 PM PDT 24 Mar 21 03:37:18 PM PDT 24 317958036 ps
T539 /workspace/coverage/cover_reg_top/47.xbar_same_source.2871865316 Mar 21 03:39:43 PM PDT 24 Mar 21 03:40:35 PM PDT 24 1677280950 ps
T1308 /workspace/coverage/cover_reg_top/15.xbar_stress_all_with_error.579371719 Mar 21 03:33:30 PM PDT 24 Mar 21 03:35:08 PM PDT 24 1125828991 ps
T531 /workspace/coverage/cover_reg_top/40.xbar_error_random.3626371488 Mar 21 03:38:22 PM PDT 24 Mar 21 03:38:47 PM PDT 24 304403317 ps
T455 /workspace/coverage/cover_reg_top/73.xbar_random_slow_rsp.1686991709 Mar 21 03:44:28 PM PDT 24 Mar 21 03:46:43 PM PDT 24 7689908739 ps
T440 /workspace/coverage/cover_reg_top/82.xbar_stress_all.1674231112 Mar 21 03:46:15 PM PDT 24 Mar 21 03:53:52 PM PDT 24 11188125848 ps
T477 /workspace/coverage/cover_reg_top/71.xbar_same_source.4189008890 Mar 21 03:44:14 PM PDT 24 Mar 21 03:44:49 PM PDT 24 494742734 ps
T1309 /workspace/coverage/cover_reg_top/79.xbar_smoke_zero_delays.3484688325 Mar 21 03:45:33 PM PDT 24 Mar 21 03:45:40 PM PDT 24 48696047 ps
T439 /workspace/coverage/cover_reg_top/72.xbar_same_source.4160463271 Mar 21 03:44:20 PM PDT 24 Mar 21 03:45:31 PM PDT 24 2476263296 ps
T1310 /workspace/coverage/cover_reg_top/60.xbar_random_zero_delays.1884290235 Mar 21 03:42:08 PM PDT 24 Mar 21 03:42:22 PM PDT 24 130582234 ps
T1311 /workspace/coverage/cover_reg_top/84.xbar_smoke.866357346 Mar 21 03:46:29 PM PDT 24 Mar 21 03:46:37 PM PDT 24 180562721 ps
T1312 /workspace/coverage/cover_reg_top/64.xbar_random.531546628 Mar 21 03:42:50 PM PDT 24 Mar 21 03:43:28 PM PDT 24 1047379111 ps
T469 /workspace/coverage/cover_reg_top/72.xbar_random_large_delays.1122031075 Mar 21 03:44:19 PM PDT 24 Mar 21 03:59:06 PM PDT 24 76638151812 ps
T1313 /workspace/coverage/cover_reg_top/52.xbar_stress_all_with_error.3084899803 Mar 21 03:40:52 PM PDT 24 Mar 21 03:47:34 PM PDT 24 11350469609 ps
T546 /workspace/coverage/cover_reg_top/25.xbar_random_large_delays.2391593252 Mar 21 03:35:41 PM PDT 24 Mar 21 03:47:37 PM PDT 24 71808945175 ps
T1314 /workspace/coverage/cover_reg_top/24.xbar_smoke_slow_rsp.2844614252 Mar 21 03:35:28 PM PDT 24 Mar 21 03:37:00 PM PDT 24 5425864305 ps
T626 /workspace/coverage/cover_reg_top/46.xbar_stress_all_with_error.2394952631 Mar 21 03:39:31 PM PDT 24 Mar 21 03:41:55 PM PDT 24 1608267095 ps
T1315 /workspace/coverage/cover_reg_top/3.xbar_same_source.3871974940 Mar 21 03:31:57 PM PDT 24 Mar 21 03:33:16 PM PDT 24 2601585275 ps
T369 /workspace/coverage/cover_reg_top/19.chip_same_csr_outstanding.3412826558 Mar 21 03:34:07 PM PDT 24 Mar 21 04:44:36 PM PDT 24 29571474463 ps
T1316 /workspace/coverage/cover_reg_top/16.xbar_smoke_large_delays.1503250040 Mar 21 03:33:41 PM PDT 24 Mar 21 03:35:30 PM PDT 24 9612073206 ps
T1317 /workspace/coverage/cover_reg_top/94.xbar_smoke.2120409288 Mar 21 03:48:05 PM PDT 24 Mar 21 03:48:12 PM PDT 24 113034772 ps
T434 /workspace/coverage/cover_reg_top/73.xbar_access_same_device_slow_rsp.967266233 Mar 21 03:44:32 PM PDT 24 Mar 21 04:30:46 PM PDT 24 149711603174 ps
T453 /workspace/coverage/cover_reg_top/81.xbar_stress_all_with_rand_reset.292016776 Mar 21 03:45:58 PM PDT 24 Mar 21 03:52:50 PM PDT 24 2191548052 ps
T475 /workspace/coverage/cover_reg_top/94.xbar_random.3584498733 Mar 21 03:48:07 PM PDT 24 Mar 21 03:49:03 PM PDT 24 1754869230 ps
T759 /workspace/coverage/cover_reg_top/16.xbar_access_same_device_slow_rsp.537480870 Mar 21 03:33:46 PM PDT 24 Mar 21 03:47:37 PM PDT 24 45087881080 ps
T458 /workspace/coverage/cover_reg_top/98.xbar_random_zero_delays.3156670412 Mar 21 03:48:57 PM PDT 24 Mar 21 03:49:18 PM PDT 24 213417991 ps
T1318 /workspace/coverage/cover_reg_top/55.xbar_same_source.3260407303 Mar 21 03:41:30 PM PDT 24 Mar 21 03:42:03 PM PDT 24 1205499545 ps
T1319 /workspace/coverage/cover_reg_top/37.xbar_smoke_large_delays.989519 Mar 21 03:37:55 PM PDT 24 Mar 21 03:39:24 PM PDT 24 8518897029 ps
T1320 /workspace/coverage/cover_reg_top/25.xbar_random_slow_rsp.541666979 Mar 21 03:35:41 PM PDT 24 Mar 21 03:43:46 PM PDT 24 25996482621 ps
T1321 /workspace/coverage/cover_reg_top/51.xbar_random_zero_delays.1937492484 Mar 21 03:40:22 PM PDT 24 Mar 21 03:40:42 PM PDT 24 164032054 ps
T1322 /workspace/coverage/cover_reg_top/17.xbar_smoke_zero_delays.2741408876 Mar 21 03:33:56 PM PDT 24 Mar 21 03:34:03 PM PDT 24 53778659 ps
T1323 /workspace/coverage/cover_reg_top/8.xbar_random_zero_delays.309173912 Mar 21 03:32:32 PM PDT 24 Mar 21 03:33:21 PM PDT 24 579678562 ps
T1324 /workspace/coverage/cover_reg_top/12.xbar_random_zero_delays.1260844542 Mar 21 03:32:43 PM PDT 24 Mar 21 03:33:25 PM PDT 24 440851962 ps
T479 /workspace/coverage/cover_reg_top/4.chip_csr_bit_bash.1834138573 Mar 21 03:32:02 PM PDT 24 Mar 21 03:51:47 PM PDT 24 11753417809 ps
T1325 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_error.1280379335 Mar 21 03:40:56 PM PDT 24 Mar 21 03:42:47 PM PDT 24 1621307303 ps
T1326 /workspace/coverage/cover_reg_top/12.xbar_smoke_zero_delays.1350740349 Mar 21 03:32:44 PM PDT 24 Mar 21 03:32:51 PM PDT 24 46703273 ps
T1327 /workspace/coverage/cover_reg_top/91.xbar_stress_all.3944115738 Mar 21 03:47:45 PM PDT 24 Mar 21 03:47:49 PM PDT 24 6799049 ps
T1328 /workspace/coverage/cover_reg_top/43.xbar_stress_all_with_error.3714204191 Mar 21 03:39:01 PM PDT 24 Mar 21 03:42:08 PM PDT 24 2130905869 ps
T1329 /workspace/coverage/cover_reg_top/73.xbar_access_same_device.99221202 Mar 21 03:44:38 PM PDT 24 Mar 21 03:44:59 PM PDT 24 232718921 ps
T792 /workspace/coverage/cover_reg_top/90.xbar_stress_all_with_rand_reset.3017447762 Mar 21 03:47:36 PM PDT 24 Mar 21 03:51:47 PM PDT 24 491189297 ps
T429 /workspace/coverage/cover_reg_top/73.xbar_same_source.3929443522 Mar 21 03:44:27 PM PDT 24 Mar 21 03:44:50 PM PDT 24 291002794 ps
T1330 /workspace/coverage/cover_reg_top/32.xbar_smoke_slow_rsp.956665219 Mar 21 03:36:51 PM PDT 24 Mar 21 03:38:19 PM PDT 24 4975882083 ps
T1331 /workspace/coverage/cover_reg_top/57.xbar_smoke.962175128 Mar 21 03:41:31 PM PDT 24 Mar 21 03:41:38 PM PDT 24 52512156 ps
T1332 /workspace/coverage/cover_reg_top/5.xbar_access_same_device.154441179 Mar 21 03:32:13 PM PDT 24 Mar 21 03:33:21 PM PDT 24 896006169 ps
T1333 /workspace/coverage/cover_reg_top/87.xbar_smoke.2201097802 Mar 21 03:46:57 PM PDT 24 Mar 21 03:47:05 PM PDT 24 145279302 ps
T1334 /workspace/coverage/cover_reg_top/50.xbar_smoke_slow_rsp.2974489478 Mar 21 03:40:20 PM PDT 24 Mar 21 03:41:21 PM PDT 24 3519795376 ps
T510 /workspace/coverage/cover_reg_top/69.xbar_random_large_delays.92557642 Mar 21 03:43:50 PM PDT 24 Mar 21 04:02:09 PM PDT 24 101417216415 ps
T572 /workspace/coverage/cover_reg_top/0.xbar_random_large_delays.3340509336 Mar 21 03:31:50 PM PDT 24 Mar 21 03:42:30 PM PDT 24 65324940357 ps
T1335 /workspace/coverage/cover_reg_top/69.xbar_access_same_device.446099107 Mar 21 03:43:41 PM PDT 24 Mar 21 03:44:37 PM PDT 24 1124986247 ps
T1336 /workspace/coverage/cover_reg_top/70.xbar_random.778390579 Mar 21 03:43:54 PM PDT 24 Mar 21 03:44:06 PM PDT 24 107653497 ps
T499 /workspace/coverage/cover_reg_top/94.xbar_random_zero_delays.2219789959 Mar 21 03:48:07 PM PDT 24 Mar 21 03:48:26 PM PDT 24 219968254 ps
T1337 /workspace/coverage/cover_reg_top/4.xbar_smoke_zero_delays.4245627931 Mar 21 03:31:57 PM PDT 24 Mar 21 03:32:04 PM PDT 24 54686839 ps
T1338 /workspace/coverage/cover_reg_top/81.xbar_random.3540379947 Mar 21 03:45:49 PM PDT 24 Mar 21 03:45:58 PM PDT 24 87178678 ps
T527 /workspace/coverage/cover_reg_top/58.xbar_stress_all_with_rand_reset.2686800771 Mar 21 03:41:55 PM PDT 24 Mar 21 03:53:37 PM PDT 24 12016724167 ps
T1339 /workspace/coverage/cover_reg_top/5.xbar_random_slow_rsp.806686361 Mar 21 03:32:13 PM PDT 24 Mar 21 03:42:50 PM PDT 24 38909912773 ps
T1340 /workspace/coverage/cover_reg_top/28.xbar_error_random.2950426817 Mar 21 03:36:11 PM PDT 24 Mar 21 03:37:08 PM PDT 24 1606626694 ps
T1341 /workspace/coverage/cover_reg_top/55.xbar_smoke_large_delays.4057262047 Mar 21 03:41:04 PM PDT 24 Mar 21 03:42:38 PM PDT 24 9399334141 ps
T1342 /workspace/coverage/cover_reg_top/90.xbar_smoke_large_delays.500756792 Mar 21 03:47:23 PM PDT 24 Mar 21 03:48:46 PM PDT 24 7347437765 ps
T530 /workspace/coverage/cover_reg_top/34.xbar_stress_all.3266377165 Mar 21 03:37:28 PM PDT 24 Mar 21 03:39:53 PM PDT 24 3506235056 ps
T461 /workspace/coverage/cover_reg_top/90.xbar_unmapped_addr.3896183134 Mar 21 03:47:33 PM PDT 24 Mar 21 03:48:34 PM PDT 24 1396075209 ps
T1343 /workspace/coverage/cover_reg_top/53.xbar_unmapped_addr.2078197818 Mar 21 03:40:56 PM PDT 24 Mar 21 03:41:35 PM PDT 24 1004698225 ps
T1344 /workspace/coverage/cover_reg_top/94.xbar_access_same_device_slow_rsp.2298639585 Mar 21 03:48:10 PM PDT 24 Mar 21 03:49:40 PM PDT 24 5368935806 ps
T1345 /workspace/coverage/cover_reg_top/81.xbar_smoke.2906927560 Mar 21 03:45:51 PM PDT 24 Mar 21 03:45:58 PM PDT 24 47861624 ps
T1346 /workspace/coverage/cover_reg_top/65.xbar_smoke_large_delays.3191190733 Mar 21 03:43:03 PM PDT 24 Mar 21 03:44:16 PM PDT 24 6679052792 ps
T544 /workspace/coverage/cover_reg_top/66.xbar_unmapped_addr.1633343950 Mar 21 03:43:23 PM PDT 24 Mar 21 03:44:00 PM PDT 24 319284892 ps
T1347 /workspace/coverage/cover_reg_top/82.xbar_unmapped_addr.880750549 Mar 21 03:46:16 PM PDT 24 Mar 21 03:46:30 PM PDT 24 274053178 ps
T766 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_error.2867886800 Mar 21 03:48:10 PM PDT 24 Mar 21 03:52:00 PM PDT 24 2933936121 ps
T1348 /workspace/coverage/cover_reg_top/8.xbar_random_slow_rsp.3546056823 Mar 21 03:32:36 PM PDT 24 Mar 21 03:37:24 PM PDT 24 15407966263 ps
T1349 /workspace/coverage/cover_reg_top/45.xbar_smoke.1393928570 Mar 21 03:39:15 PM PDT 24 Mar 21 03:39:24 PM PDT 24 164563164 ps
T465 /workspace/coverage/cover_reg_top/31.xbar_stress_all_with_rand_reset.650831851 Mar 21 03:36:55 PM PDT 24 Mar 21 03:42:00 PM PDT 24 957768900 ps
T1350 /workspace/coverage/cover_reg_top/31.xbar_smoke_zero_delays.3147440000 Mar 21 03:36:55 PM PDT 24 Mar 21 03:37:02 PM PDT 24 50671331 ps
T498 /workspace/coverage/cover_reg_top/27.chip_tl_errors.3246092471 Mar 21 03:35:56 PM PDT 24 Mar 21 03:41:50 PM PDT 24 4280030470 ps
T1351 /workspace/coverage/cover_reg_top/57.xbar_random_slow_rsp.449361638 Mar 21 03:41:39 PM PDT 24 Mar 21 03:45:08 PM PDT 24 13157992146 ps
T1352 /workspace/coverage/cover_reg_top/76.xbar_access_same_device_slow_rsp.2505114210 Mar 21 03:44:52 PM PDT 24 Mar 21 03:45:44 PM PDT 24 2759115240 ps
T1353 /workspace/coverage/cover_reg_top/59.xbar_error_random.4073382417 Mar 21 03:41:58 PM PDT 24 Mar 21 03:43:12 PM PDT 24 2009282010 ps
T1354 /workspace/coverage/cover_reg_top/95.xbar_error_random.3716467251 Mar 21 03:48:20 PM PDT 24 Mar 21 03:48:54 PM PDT 24 397781025 ps
T566 /workspace/coverage/cover_reg_top/67.xbar_stress_all.3151653829 Mar 21 03:43:30 PM PDT 24 Mar 21 03:46:31 PM PDT 24 4499344654 ps
T1355 /workspace/coverage/cover_reg_top/82.xbar_random_slow_rsp.2768430342 Mar 21 03:45:59 PM PDT 24 Mar 21 03:55:04 PM PDT 24 28582669062 ps
T1356 /workspace/coverage/cover_reg_top/12.xbar_smoke_slow_rsp.2929397685 Mar 21 03:32:44 PM PDT 24 Mar 21 03:34:04 PM PDT 24 4529987398 ps
T1357 /workspace/coverage/cover_reg_top/32.xbar_unmapped_addr.1731760219 Mar 21 03:37:06 PM PDT 24 Mar 21 03:37:43 PM PDT 24 323261905 ps
T1358 /workspace/coverage/cover_reg_top/72.xbar_random_zero_delays.3859372920 Mar 21 03:44:23 PM PDT 24 Mar 21 03:44:39 PM PDT 24 163251077 ps
T578 /workspace/coverage/cover_reg_top/26.xbar_stress_all_with_rand_reset.2408380728 Mar 21 03:35:40 PM PDT 24 Mar 21 03:39:28 PM PDT 24 708443483 ps
T1359 /workspace/coverage/cover_reg_top/40.xbar_error_and_unmapped_addr.3626147340 Mar 21 03:38:43 PM PDT 24 Mar 21 03:39:11 PM PDT 24 262152920 ps
T772 /workspace/coverage/cover_reg_top/27.xbar_stress_all_with_reset_error.1724779859 Mar 21 03:35:56 PM PDT 24 Mar 21 03:40:25 PM PDT 24 860381717 ps
T1360 /workspace/coverage/cover_reg_top/11.xbar_same_source.544910364 Mar 21 03:32:45 PM PDT 24 Mar 21 03:34:00 PM PDT 24 2426128034 ps
T1361 /workspace/coverage/cover_reg_top/93.xbar_smoke.1770296018 Mar 21 03:47:58 PM PDT 24 Mar 21 03:48:05 PM PDT 24 53331220 ps
T1362 /workspace/coverage/cover_reg_top/13.xbar_smoke_zero_delays.2700846017 Mar 21 03:33:03 PM PDT 24 Mar 21 03:33:10 PM PDT 24 57413308 ps
T1363 /workspace/coverage/cover_reg_top/6.xbar_smoke_slow_rsp.1550263654 Mar 21 03:32:15 PM PDT 24 Mar 21 03:33:46 PM PDT 24 5170141029 ps
T478 /workspace/coverage/cover_reg_top/69.xbar_stress_all.3553342803 Mar 21 03:43:56 PM PDT 24 Mar 21 03:44:41 PM PDT 24 580141421 ps
T1364 /workspace/coverage/cover_reg_top/93.xbar_random_large_delays.1146112409 Mar 21 03:47:55 PM PDT 24 Mar 21 03:59:36 PM PDT 24 56898230926 ps
T1365 /workspace/coverage/cover_reg_top/99.xbar_random_slow_rsp.3261249430 Mar 21 03:49:07 PM PDT 24 Mar 21 04:00:45 PM PDT 24 35882463041 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%