Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.09 95.39 93.88 95.50 94.82 97.35 99.58


Total test records in report: 2935
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html | tests61.html | tests62.html

T656 /workspace/coverage/cover_reg_top/10.xbar_random_large_delays.1174074075 Aug 10 07:45:33 PM PDT 24 Aug 10 07:48:55 PM PDT 24 19296983624 ps
T1611 /workspace/coverage/cover_reg_top/37.xbar_stress_all_with_error.3134341142 Aug 10 07:51:53 PM PDT 24 Aug 10 07:55:50 PM PDT 24 6379232174 ps
T1612 /workspace/coverage/cover_reg_top/14.xbar_error_and_unmapped_addr.136445306 Aug 10 07:46:17 PM PDT 24 Aug 10 07:47:10 PM PDT 24 1399795348 ps
T594 /workspace/coverage/cover_reg_top/29.xbar_stress_all.548920837 Aug 10 07:49:53 PM PDT 24 Aug 10 07:54:46 PM PDT 24 3334551259 ps
T1613 /workspace/coverage/cover_reg_top/77.xbar_same_source.3088965617 Aug 10 07:58:56 PM PDT 24 Aug 10 07:59:33 PM PDT 24 492043915 ps
T1614 /workspace/coverage/cover_reg_top/65.xbar_random_large_delays.2817820663 Aug 10 07:56:48 PM PDT 24 Aug 10 08:09:46 PM PDT 24 72867756981 ps
T652 /workspace/coverage/cover_reg_top/20.xbar_random_zero_delays.626159157 Aug 10 07:47:50 PM PDT 24 Aug 10 07:48:06 PM PDT 24 168098271 ps
T1615 /workspace/coverage/cover_reg_top/39.xbar_access_same_device.3004100003 Aug 10 07:51:55 PM PDT 24 Aug 10 07:52:56 PM PDT 24 1555101481 ps
T612 /workspace/coverage/cover_reg_top/45.xbar_access_same_device_slow_rsp.1404735395 Aug 10 07:53:14 PM PDT 24 Aug 10 08:22:32 PM PDT 24 100559295220 ps
T1616 /workspace/coverage/cover_reg_top/22.xbar_smoke_large_delays.1524138566 Aug 10 07:48:14 PM PDT 24 Aug 10 07:49:25 PM PDT 24 6710880992 ps
T1617 /workspace/coverage/cover_reg_top/30.xbar_access_same_device.3514382953 Aug 10 07:50:01 PM PDT 24 Aug 10 07:50:55 PM PDT 24 459643600 ps
T1618 /workspace/coverage/cover_reg_top/91.xbar_error_random.2298393640 Aug 10 08:01:28 PM PDT 24 Aug 10 08:01:53 PM PDT 24 283376495 ps
T1619 /workspace/coverage/cover_reg_top/49.xbar_error_and_unmapped_addr.1436176951 Aug 10 07:54:00 PM PDT 24 Aug 10 07:54:16 PM PDT 24 328009388 ps
T1620 /workspace/coverage/cover_reg_top/79.xbar_error_and_unmapped_addr.1361014033 Aug 10 07:59:21 PM PDT 24 Aug 10 07:59:27 PM PDT 24 36998813 ps
T1621 /workspace/coverage/cover_reg_top/22.xbar_error_random.1446833888 Aug 10 07:48:22 PM PDT 24 Aug 10 07:48:54 PM PDT 24 441999376 ps
T484 /workspace/coverage/cover_reg_top/46.xbar_same_source.1769169711 Aug 10 07:53:17 PM PDT 24 Aug 10 07:53:55 PM PDT 24 545845794 ps
T450 /workspace/coverage/cover_reg_top/61.xbar_random_zero_delays.3416607022 Aug 10 07:56:11 PM PDT 24 Aug 10 07:56:49 PM PDT 24 437935874 ps
T619 /workspace/coverage/cover_reg_top/45.xbar_random_slow_rsp.1563025432 Aug 10 07:53:10 PM PDT 24 Aug 10 08:10:43 PM PDT 24 70863633856 ps
T546 /workspace/coverage/cover_reg_top/68.xbar_access_same_device.2647939814 Aug 10 07:57:25 PM PDT 24 Aug 10 07:59:45 PM PDT 24 3792214741 ps
T479 /workspace/coverage/cover_reg_top/49.xbar_same_source.2269338511 Aug 10 07:53:55 PM PDT 24 Aug 10 07:54:32 PM PDT 24 547158292 ps
T1622 /workspace/coverage/cover_reg_top/32.xbar_smoke_large_delays.3827280718 Aug 10 07:50:25 PM PDT 24 Aug 10 07:51:52 PM PDT 24 8940973429 ps
T1623 /workspace/coverage/cover_reg_top/99.xbar_error_random.809813425 Aug 10 08:02:55 PM PDT 24 Aug 10 08:03:06 PM PDT 24 210247461 ps
T453 /workspace/coverage/cover_reg_top/56.xbar_stress_all.3945434153 Aug 10 07:55:14 PM PDT 24 Aug 10 07:56:02 PM PDT 24 1359284531 ps
T1624 /workspace/coverage/cover_reg_top/93.xbar_smoke_slow_rsp.3108848974 Aug 10 08:01:50 PM PDT 24 Aug 10 08:03:18 PM PDT 24 5922579599 ps
T1625 /workspace/coverage/cover_reg_top/73.xbar_unmapped_addr.3666709180 Aug 10 07:58:17 PM PDT 24 Aug 10 07:58:39 PM PDT 24 463669984 ps
T888 /workspace/coverage/cover_reg_top/99.xbar_stress_all_with_rand_reset.810180631 Aug 10 08:03:06 PM PDT 24 Aug 10 08:04:58 PM PDT 24 300997672 ps
T1626 /workspace/coverage/cover_reg_top/37.xbar_unmapped_addr.2901536881 Aug 10 07:51:34 PM PDT 24 Aug 10 07:52:00 PM PDT 24 203621821 ps
T870 /workspace/coverage/cover_reg_top/63.xbar_access_same_device_slow_rsp.1321966866 Aug 10 07:56:36 PM PDT 24 Aug 10 08:03:22 PM PDT 24 23930383521 ps
T1627 /workspace/coverage/cover_reg_top/66.xbar_random.63411839 Aug 10 07:56:59 PM PDT 24 Aug 10 07:57:24 PM PDT 24 248048277 ps
T1628 /workspace/coverage/cover_reg_top/62.xbar_stress_all.3180681423 Aug 10 07:56:26 PM PDT 24 Aug 10 08:02:15 PM PDT 24 10039077807 ps
T470 /workspace/coverage/cover_reg_top/8.xbar_random_slow_rsp.4187973357 Aug 10 07:45:00 PM PDT 24 Aug 10 07:57:55 PM PDT 24 47328065220 ps
T1629 /workspace/coverage/cover_reg_top/1.xbar_random.1696392290 Aug 10 07:43:29 PM PDT 24 Aug 10 07:43:45 PM PDT 24 156813061 ps
T683 /workspace/coverage/cover_reg_top/25.chip_tl_errors.1240662646 Aug 10 07:48:56 PM PDT 24 Aug 10 07:50:20 PM PDT 24 2613500974 ps
T1630 /workspace/coverage/cover_reg_top/38.xbar_error_random.2031978221 Aug 10 07:51:46 PM PDT 24 Aug 10 07:51:55 PM PDT 24 93385558 ps
T1631 /workspace/coverage/cover_reg_top/10.xbar_smoke.1067633090 Aug 10 07:45:20 PM PDT 24 Aug 10 07:45:26 PM PDT 24 50559532 ps
T493 /workspace/coverage/cover_reg_top/15.xbar_unmapped_addr.2642761605 Aug 10 07:46:27 PM PDT 24 Aug 10 07:47:00 PM PDT 24 829500996 ps
T1632 /workspace/coverage/cover_reg_top/81.xbar_smoke.3945894751 Aug 10 07:59:37 PM PDT 24 Aug 10 07:59:46 PM PDT 24 199094910 ps
T1633 /workspace/coverage/cover_reg_top/73.xbar_smoke_zero_delays.352161554 Aug 10 07:58:09 PM PDT 24 Aug 10 07:58:15 PM PDT 24 42661664 ps
T1634 /workspace/coverage/cover_reg_top/91.xbar_smoke_large_delays.2924165539 Aug 10 08:01:28 PM PDT 24 Aug 10 08:02:33 PM PDT 24 6057919295 ps
T1635 /workspace/coverage/cover_reg_top/2.chip_csr_bit_bash.1782239275 Aug 10 07:43:36 PM PDT 24 Aug 10 09:15:48 PM PDT 24 46374983513 ps
T1636 /workspace/coverage/cover_reg_top/94.xbar_random_slow_rsp.2473843206 Aug 10 08:02:04 PM PDT 24 Aug 10 08:03:55 PM PDT 24 6354296227 ps
T1637 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_reset_error.3105669360 Aug 10 07:59:26 PM PDT 24 Aug 10 08:05:05 PM PDT 24 1881114878 ps
T1638 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_error.3506150495 Aug 10 07:55:02 PM PDT 24 Aug 10 07:57:39 PM PDT 24 2264877137 ps
T1639 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_error.2097994522 Aug 10 08:00:24 PM PDT 24 Aug 10 08:04:10 PM PDT 24 6775577200 ps
T455 /workspace/coverage/cover_reg_top/31.xbar_stress_all.2155413277 Aug 10 07:50:26 PM PDT 24 Aug 10 07:58:42 PM PDT 24 14748434663 ps
T1640 /workspace/coverage/cover_reg_top/2.xbar_random_slow_rsp.3584375042 Aug 10 07:43:50 PM PDT 24 Aug 10 07:57:36 PM PDT 24 48818627915 ps
T885 /workspace/coverage/cover_reg_top/75.xbar_stress_all_with_reset_error.343189295 Aug 10 07:58:40 PM PDT 24 Aug 10 08:09:47 PM PDT 24 15022916615 ps
T605 /workspace/coverage/cover_reg_top/64.xbar_random_slow_rsp.309567713 Aug 10 07:56:42 PM PDT 24 Aug 10 08:09:48 PM PDT 24 43732162986 ps
T1641 /workspace/coverage/cover_reg_top/15.xbar_access_same_device.4074283423 Aug 10 07:46:20 PM PDT 24 Aug 10 07:46:38 PM PDT 24 561425839 ps
T1642 /workspace/coverage/cover_reg_top/95.xbar_unmapped_addr.369568087 Aug 10 08:02:20 PM PDT 24 Aug 10 08:02:40 PM PDT 24 168302277 ps
T1643 /workspace/coverage/cover_reg_top/91.xbar_unmapped_addr.3233352475 Aug 10 08:01:30 PM PDT 24 Aug 10 08:01:37 PM PDT 24 78663868 ps
T1644 /workspace/coverage/cover_reg_top/16.chip_csr_mem_rw_with_rand_reset.3752158857 Aug 10 07:47:00 PM PDT 24 Aug 10 07:54:00 PM PDT 24 7222506085 ps
T497 /workspace/coverage/cover_reg_top/18.xbar_random_slow_rsp.3722659566 Aug 10 07:47:15 PM PDT 24 Aug 10 08:05:27 PM PDT 24 60233140566 ps
T1645 /workspace/coverage/cover_reg_top/39.xbar_error_and_unmapped_addr.3189325299 Aug 10 07:51:58 PM PDT 24 Aug 10 07:52:22 PM PDT 24 223887779 ps
T1646 /workspace/coverage/cover_reg_top/16.xbar_smoke_zero_delays.1720024298 Aug 10 07:46:39 PM PDT 24 Aug 10 07:46:46 PM PDT 24 52538982 ps
T618 /workspace/coverage/cover_reg_top/76.xbar_stress_all_with_rand_reset.2900113275 Aug 10 07:58:48 PM PDT 24 Aug 10 08:03:52 PM PDT 24 1725206868 ps
T1647 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_reset_error.1404450041 Aug 10 07:58:03 PM PDT 24 Aug 10 08:01:17 PM PDT 24 603639364 ps
T1648 /workspace/coverage/cover_reg_top/73.xbar_access_same_device.2147892424 Aug 10 07:58:11 PM PDT 24 Aug 10 07:59:15 PM PDT 24 1335768114 ps
T1649 /workspace/coverage/cover_reg_top/64.xbar_smoke_large_delays.1786059607 Aug 10 07:56:42 PM PDT 24 Aug 10 07:58:43 PM PDT 24 11077744280 ps
T1650 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_rand_reset.2151392391 Aug 10 07:54:47 PM PDT 24 Aug 10 08:01:10 PM PDT 24 2190361631 ps
T1651 /workspace/coverage/cover_reg_top/80.xbar_random_large_delays.788283403 Aug 10 07:59:34 PM PDT 24 Aug 10 08:05:51 PM PDT 24 39336152732 ps
T1652 /workspace/coverage/cover_reg_top/98.xbar_stress_all.2253410422 Aug 10 08:02:55 PM PDT 24 Aug 10 08:03:25 PM PDT 24 371702170 ps
T1653 /workspace/coverage/cover_reg_top/59.xbar_smoke.3474134611 Aug 10 07:55:44 PM PDT 24 Aug 10 07:55:51 PM PDT 24 49930268 ps
T869 /workspace/coverage/cover_reg_top/58.xbar_access_same_device_slow_rsp.2614097310 Aug 10 07:55:35 PM PDT 24 Aug 10 08:36:34 PM PDT 24 136844685760 ps
T621 /workspace/coverage/cover_reg_top/83.xbar_stress_all_with_error.1268263505 Aug 10 08:00:07 PM PDT 24 Aug 10 08:09:11 PM PDT 24 14518368038 ps
T1654 /workspace/coverage/cover_reg_top/18.xbar_stress_all_with_reset_error.148028990 Aug 10 07:47:21 PM PDT 24 Aug 10 07:49:24 PM PDT 24 369719895 ps
T555 /workspace/coverage/cover_reg_top/73.xbar_same_source.2719972537 Aug 10 07:58:17 PM PDT 24 Aug 10 07:59:02 PM PDT 24 1513941517 ps
T1655 /workspace/coverage/cover_reg_top/26.xbar_smoke_large_delays.3673945624 Aug 10 07:49:17 PM PDT 24 Aug 10 07:50:43 PM PDT 24 7664132959 ps
T1656 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_reset_error.4021406988 Aug 10 07:58:16 PM PDT 24 Aug 10 07:58:39 PM PDT 24 75380674 ps
T573 /workspace/coverage/cover_reg_top/45.xbar_random_large_delays.2706719728 Aug 10 07:53:13 PM PDT 24 Aug 10 08:05:26 PM PDT 24 66548264720 ps
T1657 /workspace/coverage/cover_reg_top/36.xbar_stress_all_with_reset_error.376189184 Aug 10 07:51:26 PM PDT 24 Aug 10 07:52:17 PM PDT 24 266411777 ps
T1658 /workspace/coverage/cover_reg_top/28.xbar_smoke_large_delays.1629789004 Aug 10 07:49:37 PM PDT 24 Aug 10 07:50:55 PM PDT 24 7138457106 ps
T1659 /workspace/coverage/cover_reg_top/62.xbar_smoke_zero_delays.1567204044 Aug 10 07:56:17 PM PDT 24 Aug 10 07:56:23 PM PDT 24 45914381 ps
T1660 /workspace/coverage/cover_reg_top/1.xbar_smoke_zero_delays.310988355 Aug 10 07:43:28 PM PDT 24 Aug 10 07:43:33 PM PDT 24 47739927 ps
T566 /workspace/coverage/cover_reg_top/7.chip_tl_errors.3788411485 Aug 10 07:44:41 PM PDT 24 Aug 10 07:47:30 PM PDT 24 3824652678 ps
T1661 /workspace/coverage/cover_reg_top/98.xbar_stress_all_with_rand_reset.1079868608 Aug 10 08:02:58 PM PDT 24 Aug 10 08:03:45 PM PDT 24 133366668 ps
T364 /workspace/coverage/cover_reg_top/1.chip_same_csr_outstanding.2592194318 Aug 10 07:43:26 PM PDT 24 Aug 10 09:02:21 PM PDT 24 31048925200 ps
T1662 /workspace/coverage/cover_reg_top/86.xbar_random_slow_rsp.1785147805 Aug 10 08:00:30 PM PDT 24 Aug 10 08:18:42 PM PDT 24 56727849112 ps
T1663 /workspace/coverage/cover_reg_top/96.xbar_smoke.4150588243 Aug 10 08:02:20 PM PDT 24 Aug 10 08:02:29 PM PDT 24 208843515 ps
T1664 /workspace/coverage/cover_reg_top/6.xbar_random_zero_delays.3375420595 Aug 10 07:44:34 PM PDT 24 Aug 10 07:45:31 PM PDT 24 588841865 ps
T1665 /workspace/coverage/cover_reg_top/87.xbar_stress_all_with_error.422657792 Aug 10 08:00:51 PM PDT 24 Aug 10 08:04:20 PM PDT 24 6739573596 ps
T1666 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_error.3971477071 Aug 10 07:43:50 PM PDT 24 Aug 10 07:45:09 PM PDT 24 1039820249 ps
T1667 /workspace/coverage/cover_reg_top/4.chip_csr_mem_rw_with_rand_reset.760061153 Aug 10 07:44:07 PM PDT 24 Aug 10 07:50:13 PM PDT 24 5858744018 ps
T607 /workspace/coverage/cover_reg_top/31.xbar_stress_all_with_rand_reset.885674708 Aug 10 07:50:25 PM PDT 24 Aug 10 07:54:51 PM PDT 24 3502748024 ps
T1668 /workspace/coverage/cover_reg_top/38.xbar_access_same_device_slow_rsp.1915279581 Aug 10 07:51:47 PM PDT 24 Aug 10 07:57:29 PM PDT 24 19453039076 ps
T1669 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_rand_reset.2384528013 Aug 10 07:58:18 PM PDT 24 Aug 10 08:02:43 PM PDT 24 630086340 ps
T559 /workspace/coverage/cover_reg_top/26.chip_tl_errors.840735361 Aug 10 07:49:13 PM PDT 24 Aug 10 07:53:27 PM PDT 24 4007689200 ps
T1670 /workspace/coverage/cover_reg_top/67.xbar_smoke.382154823 Aug 10 07:57:06 PM PDT 24 Aug 10 07:57:16 PM PDT 24 229076720 ps
T603 /workspace/coverage/cover_reg_top/58.xbar_stress_all_with_rand_reset.1965878645 Aug 10 07:55:33 PM PDT 24 Aug 10 08:01:00 PM PDT 24 2843232977 ps
T648 /workspace/coverage/cover_reg_top/50.xbar_stress_all_with_rand_reset.2047899052 Aug 10 07:54:09 PM PDT 24 Aug 10 07:58:50 PM PDT 24 1114799726 ps
T1671 /workspace/coverage/cover_reg_top/4.xbar_error_random.304744742 Aug 10 07:44:03 PM PDT 24 Aug 10 07:44:32 PM PDT 24 370845338 ps
T569 /workspace/coverage/cover_reg_top/22.chip_tl_errors.1234247337 Aug 10 07:48:08 PM PDT 24 Aug 10 07:53:45 PM PDT 24 4352690457 ps
T657 /workspace/coverage/cover_reg_top/23.xbar_random_zero_delays.571134026 Aug 10 07:48:31 PM PDT 24 Aug 10 07:49:04 PM PDT 24 358713566 ps
T1672 /workspace/coverage/cover_reg_top/14.xbar_random_large_delays.36909349 Aug 10 07:46:14 PM PDT 24 Aug 10 07:54:37 PM PDT 24 51073363090 ps
T1673 /workspace/coverage/cover_reg_top/78.xbar_random_slow_rsp.3599333307 Aug 10 07:59:16 PM PDT 24 Aug 10 08:06:07 PM PDT 24 23372919117 ps
T1674 /workspace/coverage/cover_reg_top/93.xbar_random.3587901002 Aug 10 08:01:52 PM PDT 24 Aug 10 08:02:57 PM PDT 24 2086593677 ps
T1675 /workspace/coverage/cover_reg_top/65.xbar_smoke.3131076752 Aug 10 07:56:49 PM PDT 24 Aug 10 07:56:55 PM PDT 24 54705869 ps
T1676 /workspace/coverage/cover_reg_top/41.xbar_error_and_unmapped_addr.3614604187 Aug 10 07:52:36 PM PDT 24 Aug 10 07:52:51 PM PDT 24 149349451 ps
T1677 /workspace/coverage/cover_reg_top/71.xbar_smoke_large_delays.2068878627 Aug 10 07:57:48 PM PDT 24 Aug 10 07:59:30 PM PDT 24 9956545399 ps
T1678 /workspace/coverage/cover_reg_top/29.xbar_random_zero_delays.632414428 Aug 10 07:49:43 PM PDT 24 Aug 10 07:50:16 PM PDT 24 372036693 ps
T445 /workspace/coverage/cover_reg_top/32.xbar_random_slow_rsp.269343347 Aug 10 07:50:24 PM PDT 24 Aug 10 08:09:21 PM PDT 24 65737782068 ps
T614 /workspace/coverage/cover_reg_top/4.xbar_random.1188204220 Aug 10 07:44:01 PM PDT 24 Aug 10 07:44:27 PM PDT 24 716381913 ps
T883 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_rand_reset.1882492539 Aug 10 08:01:10 PM PDT 24 Aug 10 08:06:17 PM PDT 24 554205789 ps
T560 /workspace/coverage/cover_reg_top/17.xbar_random_zero_delays.1914748169 Aug 10 07:46:54 PM PDT 24 Aug 10 07:47:09 PM PDT 24 148336192 ps
T1679 /workspace/coverage/cover_reg_top/13.chip_csr_rw.1369287536 Aug 10 07:46:07 PM PDT 24 Aug 10 07:50:07 PM PDT 24 4052035184 ps
T865 /workspace/coverage/cover_reg_top/57.xbar_access_same_device_slow_rsp.2449381331 Aug 10 07:55:31 PM PDT 24 Aug 10 08:30:49 PM PDT 24 113869526845 ps
T1680 /workspace/coverage/cover_reg_top/91.xbar_random_zero_delays.2815109016 Aug 10 08:01:32 PM PDT 24 Aug 10 08:01:50 PM PDT 24 211704173 ps
T1681 /workspace/coverage/cover_reg_top/50.xbar_random_zero_delays.1419341316 Aug 10 07:54:09 PM PDT 24 Aug 10 07:54:31 PM PDT 24 244617669 ps
T1682 /workspace/coverage/cover_reg_top/87.xbar_smoke_large_delays.3577220823 Aug 10 08:00:46 PM PDT 24 Aug 10 08:02:09 PM PDT 24 7547822688 ps
T1683 /workspace/coverage/cover_reg_top/99.xbar_stress_all_with_reset_error.567337859 Aug 10 08:03:02 PM PDT 24 Aug 10 08:07:20 PM PDT 24 1756073014 ps
T1684 /workspace/coverage/cover_reg_top/94.xbar_unmapped_addr.1579280462 Aug 10 08:02:04 PM PDT 24 Aug 10 08:02:18 PM PDT 24 101570527 ps
T1685 /workspace/coverage/cover_reg_top/98.xbar_smoke_large_delays.426297884 Aug 10 08:02:40 PM PDT 24 Aug 10 08:03:45 PM PDT 24 6479480199 ps
T376 /workspace/coverage/cover_reg_top/4.chip_same_csr_outstanding.1229733771 Aug 10 07:44:11 PM PDT 24 Aug 10 08:49:49 PM PDT 24 29660599628 ps
T1686 /workspace/coverage/cover_reg_top/61.xbar_unmapped_addr.4015472912 Aug 10 07:56:12 PM PDT 24 Aug 10 07:56:18 PM PDT 24 32829453 ps
T658 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_rand_reset.4285928376 Aug 10 07:54:21 PM PDT 24 Aug 10 07:55:58 PM PDT 24 290974923 ps
T1687 /workspace/coverage/cover_reg_top/16.chip_same_csr_outstanding.2854978254 Aug 10 07:46:33 PM PDT 24 Aug 10 09:07:58 PM PDT 24 30119679140 ps
T1688 /workspace/coverage/cover_reg_top/22.xbar_access_same_device.1042862160 Aug 10 07:48:15 PM PDT 24 Aug 10 07:50:23 PM PDT 24 3144819737 ps
T1689 /workspace/coverage/cover_reg_top/82.xbar_smoke_slow_rsp.1314109665 Aug 10 07:59:52 PM PDT 24 Aug 10 08:01:14 PM PDT 24 5051403803 ps
T1690 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_error.4212975953 Aug 10 07:58:18 PM PDT 24 Aug 10 08:00:31 PM PDT 24 4482079671 ps
T1691 /workspace/coverage/cover_reg_top/87.xbar_access_same_device.2487603824 Aug 10 08:00:46 PM PDT 24 Aug 10 08:01:31 PM PDT 24 556714056 ps
T1692 /workspace/coverage/cover_reg_top/4.xbar_random_zero_delays.1731695914 Aug 10 07:44:03 PM PDT 24 Aug 10 07:44:49 PM PDT 24 611581621 ps
T1693 /workspace/coverage/cover_reg_top/64.xbar_stress_all.2917883611 Aug 10 07:56:42 PM PDT 24 Aug 10 07:57:24 PM PDT 24 1018069340 ps
T1694 /workspace/coverage/cover_reg_top/15.xbar_error_random.404341907 Aug 10 07:46:28 PM PDT 24 Aug 10 07:48:02 PM PDT 24 2616306480 ps
T1695 /workspace/coverage/cover_reg_top/43.xbar_random_zero_delays.2095021395 Aug 10 07:52:54 PM PDT 24 Aug 10 07:53:11 PM PDT 24 168848077 ps
T1696 /workspace/coverage/cover_reg_top/94.xbar_error_and_unmapped_addr.3876452378 Aug 10 08:02:03 PM PDT 24 Aug 10 08:02:14 PM PDT 24 80860255 ps
T1697 /workspace/coverage/cover_reg_top/92.xbar_stress_all.1903010629 Aug 10 08:01:43 PM PDT 24 Aug 10 08:09:15 PM PDT 24 11121035574 ps
T1698 /workspace/coverage/cover_reg_top/70.xbar_random_zero_delays.3725674976 Aug 10 07:57:43 PM PDT 24 Aug 10 07:58:32 PM PDT 24 496186165 ps
T1699 /workspace/coverage/cover_reg_top/33.xbar_smoke_slow_rsp.3418844441 Aug 10 07:50:42 PM PDT 24 Aug 10 07:52:08 PM PDT 24 5211123532 ps
T1700 /workspace/coverage/cover_reg_top/42.xbar_error_random.3649531495 Aug 10 07:52:42 PM PDT 24 Aug 10 07:54:03 PM PDT 24 2454291666 ps
T1701 /workspace/coverage/cover_reg_top/34.xbar_access_same_device.1854014388 Aug 10 07:50:55 PM PDT 24 Aug 10 07:51:09 PM PDT 24 119113519 ps
T1702 /workspace/coverage/cover_reg_top/85.xbar_random_large_delays.1702012423 Aug 10 08:00:20 PM PDT 24 Aug 10 08:18:10 PM PDT 24 93271804213 ps
T1703 /workspace/coverage/cover_reg_top/91.xbar_stress_all.2972313707 Aug 10 08:01:38 PM PDT 24 Aug 10 08:03:41 PM PDT 24 1738139793 ps
T564 /workspace/coverage/cover_reg_top/29.chip_tl_errors.3934105425 Aug 10 07:49:43 PM PDT 24 Aug 10 07:55:39 PM PDT 24 4430199214 ps
T1704 /workspace/coverage/cover_reg_top/74.xbar_stress_all_with_error.3348149236 Aug 10 07:58:32 PM PDT 24 Aug 10 08:00:35 PM PDT 24 1619151133 ps
T1705 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_reset_error.1288251178 Aug 10 07:51:08 PM PDT 24 Aug 10 07:56:20 PM PDT 24 9232875752 ps
T1706 /workspace/coverage/cover_reg_top/33.xbar_smoke_zero_delays.2241141003 Aug 10 07:50:42 PM PDT 24 Aug 10 07:50:48 PM PDT 24 46200660 ps
T1707 /workspace/coverage/cover_reg_top/83.xbar_access_same_device.4157504712 Aug 10 08:00:01 PM PDT 24 Aug 10 08:01:04 PM PDT 24 648795086 ps
T1708 /workspace/coverage/cover_reg_top/14.chip_csr_mem_rw_with_rand_reset.3681890134 Aug 10 07:46:14 PM PDT 24 Aug 10 07:53:48 PM PDT 24 7270009920 ps
T1709 /workspace/coverage/cover_reg_top/97.xbar_random_large_delays.2130536199 Aug 10 08:02:32 PM PDT 24 Aug 10 08:16:12 PM PDT 24 79569226640 ps
T1710 /workspace/coverage/cover_reg_top/7.xbar_unmapped_addr.2263726519 Aug 10 07:44:50 PM PDT 24 Aug 10 07:45:22 PM PDT 24 760321744 ps
T1711 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_error.1983445837 Aug 10 07:48:55 PM PDT 24 Aug 10 07:52:43 PM PDT 24 6443161799 ps
T1712 /workspace/coverage/cover_reg_top/56.xbar_random_large_delays.4207491555 Aug 10 07:55:14 PM PDT 24 Aug 10 08:02:10 PM PDT 24 41809188640 ps
T1713 /workspace/coverage/cover_reg_top/64.xbar_error_random.1411089701 Aug 10 07:56:42 PM PDT 24 Aug 10 07:57:08 PM PDT 24 303717146 ps
T1714 /workspace/coverage/cover_reg_top/18.xbar_same_source.2383587051 Aug 10 07:47:16 PM PDT 24 Aug 10 07:47:41 PM PDT 24 304890365 ps
T1715 /workspace/coverage/cover_reg_top/33.xbar_access_same_device.1611970145 Aug 10 07:50:39 PM PDT 24 Aug 10 07:51:38 PM PDT 24 1173125327 ps
T500 /workspace/coverage/cover_reg_top/50.xbar_stress_all.1598571768 Aug 10 07:54:07 PM PDT 24 Aug 10 08:00:17 PM PDT 24 8800156645 ps
T480 /workspace/coverage/cover_reg_top/49.xbar_stress_all.1977855741 Aug 10 07:54:01 PM PDT 24 Aug 10 07:55:07 PM PDT 24 1865016105 ps
T1716 /workspace/coverage/cover_reg_top/26.xbar_random_large_delays.1328103818 Aug 10 07:49:12 PM PDT 24 Aug 10 08:04:22 PM PDT 24 84084292522 ps
T404 /workspace/coverage/cover_reg_top/4.chip_csr_bit_bash.3355136500 Aug 10 07:44:12 PM PDT 24 Aug 10 07:54:38 PM PDT 24 6426194140 ps
T1717 /workspace/coverage/cover_reg_top/52.xbar_access_same_device.1426042354 Aug 10 07:54:23 PM PDT 24 Aug 10 07:54:45 PM PDT 24 576536162 ps
T475 /workspace/coverage/cover_reg_top/32.xbar_random_zero_delays.358408932 Aug 10 07:50:27 PM PDT 24 Aug 10 07:50:49 PM PDT 24 243556465 ps
T1718 /workspace/coverage/cover_reg_top/32.xbar_access_same_device.714191654 Aug 10 07:50:25 PM PDT 24 Aug 10 07:50:54 PM PDT 24 509503901 ps
T1719 /workspace/coverage/cover_reg_top/47.xbar_smoke.1436666867 Aug 10 07:53:27 PM PDT 24 Aug 10 07:53:33 PM PDT 24 48752204 ps
T1720 /workspace/coverage/cover_reg_top/46.xbar_random.2824261283 Aug 10 07:53:20 PM PDT 24 Aug 10 07:54:11 PM PDT 24 610629360 ps
T1721 /workspace/coverage/cover_reg_top/67.xbar_random_large_delays.1604890966 Aug 10 07:57:10 PM PDT 24 Aug 10 08:12:51 PM PDT 24 89040786328 ps
T1722 /workspace/coverage/cover_reg_top/4.xbar_access_same_device_slow_rsp.1084749376 Aug 10 07:44:02 PM PDT 24 Aug 10 08:00:21 PM PDT 24 56237913717 ps
T1723 /workspace/coverage/cover_reg_top/3.xbar_access_same_device.3046966095 Aug 10 07:43:55 PM PDT 24 Aug 10 07:45:21 PM PDT 24 2155528075 ps
T1724 /workspace/coverage/cover_reg_top/97.xbar_smoke_zero_delays.573455 Aug 10 08:02:32 PM PDT 24 Aug 10 08:02:38 PM PDT 24 39806638 ps
T1725 /workspace/coverage/cover_reg_top/76.xbar_unmapped_addr.4064672874 Aug 10 07:58:47 PM PDT 24 Aug 10 07:59:01 PM PDT 24 100712601 ps
T1726 /workspace/coverage/cover_reg_top/61.xbar_smoke_large_delays.3524604428 Aug 10 07:56:10 PM PDT 24 Aug 10 07:57:42 PM PDT 24 8632713436 ps
T1727 /workspace/coverage/cover_reg_top/23.xbar_smoke_zero_delays.2536688540 Aug 10 07:48:31 PM PDT 24 Aug 10 07:48:38 PM PDT 24 46508552 ps
T1728 /workspace/coverage/cover_reg_top/57.xbar_unmapped_addr.3241078967 Aug 10 07:55:32 PM PDT 24 Aug 10 07:56:03 PM PDT 24 800158629 ps
T1729 /workspace/coverage/cover_reg_top/14.chip_same_csr_outstanding.3658753221 Aug 10 07:46:08 PM PDT 24 Aug 10 08:09:52 PM PDT 24 14454239004 ps
T1730 /workspace/coverage/cover_reg_top/72.xbar_random_slow_rsp.931016976 Aug 10 07:58:06 PM PDT 24 Aug 10 08:13:53 PM PDT 24 54903650413 ps
T1731 /workspace/coverage/cover_reg_top/82.xbar_access_same_device.1270577806 Aug 10 07:59:53 PM PDT 24 Aug 10 08:00:24 PM PDT 24 735503711 ps
T1732 /workspace/coverage/cover_reg_top/98.xbar_smoke.1993755953 Aug 10 08:02:38 PM PDT 24 Aug 10 08:02:48 PM PDT 24 252474458 ps
T1733 /workspace/coverage/cover_reg_top/21.xbar_random_slow_rsp.3329352204 Aug 10 07:48:08 PM PDT 24 Aug 10 07:59:52 PM PDT 24 39469594593 ps
T638 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_rand_reset.815111099 Aug 10 07:55:51 PM PDT 24 Aug 10 08:05:58 PM PDT 24 7531730105 ps
T565 /workspace/coverage/cover_reg_top/21.chip_tl_errors.3442523775 Aug 10 07:47:59 PM PDT 24 Aug 10 07:55:14 PM PDT 24 4458414680 ps
T405 /workspace/coverage/cover_reg_top/8.chip_same_csr_outstanding.1574785021 Aug 10 07:44:56 PM PDT 24 Aug 10 08:50:20 PM PDT 24 28882603441 ps
T1734 /workspace/coverage/cover_reg_top/7.xbar_access_same_device_slow_rsp.2063823302 Aug 10 07:44:48 PM PDT 24 Aug 10 07:54:24 PM PDT 24 34914443666 ps
T561 /workspace/coverage/cover_reg_top/19.xbar_random_zero_delays.2943254925 Aug 10 07:47:29 PM PDT 24 Aug 10 07:48:07 PM PDT 24 425935880 ps
T1735 /workspace/coverage/cover_reg_top/54.xbar_access_same_device.2350404538 Aug 10 07:54:52 PM PDT 24 Aug 10 07:55:31 PM PDT 24 365904632 ps
T1736 /workspace/coverage/cover_reg_top/94.xbar_error_random.59541012 Aug 10 08:02:09 PM PDT 24 Aug 10 08:02:19 PM PDT 24 93179954 ps
T1737 /workspace/coverage/cover_reg_top/59.xbar_error_random.2078206069 Aug 10 07:55:54 PM PDT 24 Aug 10 07:56:05 PM PDT 24 114598630 ps
T1738 /workspace/coverage/cover_reg_top/5.xbar_smoke.2983135487 Aug 10 07:44:12 PM PDT 24 Aug 10 07:44:18 PM PDT 24 39729977 ps
T1739 /workspace/coverage/cover_reg_top/61.xbar_stress_all_with_rand_reset.2078945192 Aug 10 07:56:13 PM PDT 24 Aug 10 07:58:14 PM PDT 24 344738574 ps
T889 /workspace/coverage/cover_reg_top/82.xbar_stress_all_with_reset_error.2118456678 Aug 10 07:59:51 PM PDT 24 Aug 10 08:01:43 PM PDT 24 318894670 ps
T1740 /workspace/coverage/cover_reg_top/1.xbar_stress_all_with_rand_reset.3204388717 Aug 10 07:43:33 PM PDT 24 Aug 10 07:44:04 PM PDT 24 55218373 ps
T1741 /workspace/coverage/cover_reg_top/92.xbar_smoke_slow_rsp.3731626847 Aug 10 08:01:35 PM PDT 24 Aug 10 08:03:20 PM PDT 24 6027959850 ps
T1742 /workspace/coverage/cover_reg_top/36.xbar_stress_all.375508692 Aug 10 07:51:25 PM PDT 24 Aug 10 07:53:42 PM PDT 24 1511435654 ps
T1743 /workspace/coverage/cover_reg_top/89.xbar_smoke_slow_rsp.3578382813 Aug 10 08:01:08 PM PDT 24 Aug 10 08:02:25 PM PDT 24 4333705475 ps
T1744 /workspace/coverage/cover_reg_top/66.xbar_smoke.227910441 Aug 10 07:56:57 PM PDT 24 Aug 10 07:57:07 PM PDT 24 216888090 ps
T1745 /workspace/coverage/cover_reg_top/55.xbar_error_random.2730066945 Aug 10 07:55:03 PM PDT 24 Aug 10 07:55:33 PM PDT 24 334433357 ps
T1746 /workspace/coverage/cover_reg_top/66.xbar_access_same_device.3082587058 Aug 10 07:57:06 PM PDT 24 Aug 10 07:57:32 PM PDT 24 440030451 ps
T1747 /workspace/coverage/cover_reg_top/34.xbar_smoke.1875663327 Aug 10 07:50:48 PM PDT 24 Aug 10 07:50:54 PM PDT 24 49083751 ps
T1748 /workspace/coverage/cover_reg_top/77.xbar_random_zero_delays.3484930431 Aug 10 07:59:00 PM PDT 24 Aug 10 07:59:32 PM PDT 24 341527310 ps
T494 /workspace/coverage/cover_reg_top/0.xbar_stress_all_with_rand_reset.3726104890 Aug 10 07:43:23 PM PDT 24 Aug 10 07:47:40 PM PDT 24 2541056908 ps
T1749 /workspace/coverage/cover_reg_top/54.xbar_random_slow_rsp.1415607901 Aug 10 07:54:53 PM PDT 24 Aug 10 08:05:38 PM PDT 24 37438272536 ps
T1750 /workspace/coverage/cover_reg_top/5.xbar_smoke_large_delays.4055069615 Aug 10 07:44:13 PM PDT 24 Aug 10 07:45:18 PM PDT 24 6481477372 ps
T1751 /workspace/coverage/cover_reg_top/38.xbar_stress_all_with_error.1248566990 Aug 10 07:51:57 PM PDT 24 Aug 10 07:53:01 PM PDT 24 907430406 ps
T1752 /workspace/coverage/cover_reg_top/58.xbar_random_large_delays.1392362836 Aug 10 07:55:36 PM PDT 24 Aug 10 07:56:44 PM PDT 24 6406324345 ps
T1753 /workspace/coverage/cover_reg_top/50.xbar_random.2804267008 Aug 10 07:54:10 PM PDT 24 Aug 10 07:55:09 PM PDT 24 1682012302 ps
T697 /workspace/coverage/cover_reg_top/15.chip_tl_errors.3718520028 Aug 10 07:46:14 PM PDT 24 Aug 10 07:49:24 PM PDT 24 3925604970 ps
T446 /workspace/coverage/cover_reg_top/20.xbar_random_large_delays.934681121 Aug 10 07:47:48 PM PDT 24 Aug 10 07:56:35 PM PDT 24 54850889376 ps
T1754 /workspace/coverage/cover_reg_top/69.xbar_access_same_device_slow_rsp.3867168919 Aug 10 07:57:35 PM PDT 24 Aug 10 08:17:35 PM PDT 24 70976914420 ps
T1755 /workspace/coverage/cover_reg_top/19.xbar_access_same_device.2621413458 Aug 10 07:47:31 PM PDT 24 Aug 10 07:48:25 PM PDT 24 1247390734 ps
T1756 /workspace/coverage/cover_reg_top/57.xbar_stress_all_with_rand_reset.4060800962 Aug 10 07:55:33 PM PDT 24 Aug 10 08:03:08 PM PDT 24 8293350183 ps
T1757 /workspace/coverage/cover_reg_top/99.xbar_access_same_device_slow_rsp.3311225776 Aug 10 08:02:54 PM PDT 24 Aug 10 08:29:43 PM PDT 24 90443162601 ps
T1758 /workspace/coverage/cover_reg_top/48.xbar_stress_all.2023027245 Aug 10 07:53:48 PM PDT 24 Aug 10 07:55:48 PM PDT 24 3868590348 ps
T481 /workspace/coverage/cover_reg_top/84.xbar_access_same_device.2022417602 Aug 10 08:00:13 PM PDT 24 Aug 10 08:00:36 PM PDT 24 336201669 ps
T1759 /workspace/coverage/cover_reg_top/42.xbar_smoke_zero_delays.860856035 Aug 10 07:52:35 PM PDT 24 Aug 10 07:52:41 PM PDT 24 42021131 ps
T1760 /workspace/coverage/cover_reg_top/41.xbar_smoke_zero_delays.1328937591 Aug 10 07:52:27 PM PDT 24 Aug 10 07:52:34 PM PDT 24 53774341 ps
T498 /workspace/coverage/cover_reg_top/4.xbar_stress_all.3635393235 Aug 10 07:44:05 PM PDT 24 Aug 10 07:50:06 PM PDT 24 4440200616 ps
T1761 /workspace/coverage/cover_reg_top/63.xbar_stress_all_with_reset_error.1040629798 Aug 10 07:56:33 PM PDT 24 Aug 10 08:05:23 PM PDT 24 4933691096 ps
T1762 /workspace/coverage/cover_reg_top/59.xbar_random.3600153901 Aug 10 07:55:42 PM PDT 24 Aug 10 07:56:17 PM PDT 24 403442730 ps
T663 /workspace/coverage/cover_reg_top/12.xbar_stress_all.1496567316 Aug 10 07:45:53 PM PDT 24 Aug 10 07:54:44 PM PDT 24 15340494343 ps
T1763 /workspace/coverage/cover_reg_top/38.xbar_error_and_unmapped_addr.4017703207 Aug 10 07:51:49 PM PDT 24 Aug 10 07:52:21 PM PDT 24 658690065 ps
T1764 /workspace/coverage/cover_reg_top/62.xbar_random_zero_delays.342941625 Aug 10 07:56:18 PM PDT 24 Aug 10 07:57:01 PM PDT 24 533287122 ps
T695 /workspace/coverage/cover_reg_top/27.chip_tl_errors.254221529 Aug 10 07:49:23 PM PDT 24 Aug 10 07:53:07 PM PDT 24 3539852099 ps
T1765 /workspace/coverage/cover_reg_top/4.xbar_random_slow_rsp.45636639 Aug 10 07:44:03 PM PDT 24 Aug 10 07:50:20 PM PDT 24 21969477888 ps
T1766 /workspace/coverage/cover_reg_top/96.xbar_stress_all.204659982 Aug 10 08:02:33 PM PDT 24 Aug 10 08:06:14 PM PDT 24 2727794587 ps
T1767 /workspace/coverage/cover_reg_top/29.xbar_error_random.2331574566 Aug 10 07:49:53 PM PDT 24 Aug 10 07:50:18 PM PDT 24 603879777 ps
T1768 /workspace/coverage/cover_reg_top/73.xbar_random_zero_delays.3496498874 Aug 10 07:58:11 PM PDT 24 Aug 10 07:58:35 PM PDT 24 266816323 ps
T1769 /workspace/coverage/cover_reg_top/18.xbar_stress_all_with_error.1468452509 Aug 10 07:47:20 PM PDT 24 Aug 10 07:56:01 PM PDT 24 14387667284 ps
T1770 /workspace/coverage/cover_reg_top/26.xbar_random_slow_rsp.111036999 Aug 10 07:49:11 PM PDT 24 Aug 10 07:50:44 PM PDT 24 5762108487 ps
T1771 /workspace/coverage/cover_reg_top/14.xbar_same_source.2365863214 Aug 10 07:46:13 PM PDT 24 Aug 10 07:47:02 PM PDT 24 1673337251 ps
T1772 /workspace/coverage/cover_reg_top/5.xbar_random_slow_rsp.2671474247 Aug 10 07:44:20 PM PDT 24 Aug 10 08:03:13 PM PDT 24 67795231488 ps
T487 /workspace/coverage/cover_reg_top/40.xbar_stress_all.2540900296 Aug 10 07:52:11 PM PDT 24 Aug 10 07:57:15 PM PDT 24 3666173491 ps
T1773 /workspace/coverage/cover_reg_top/19.chip_csr_rw.3903623841 Aug 10 07:47:33 PM PDT 24 Aug 10 07:53:17 PM PDT 24 4241817620 ps
T476 /workspace/coverage/cover_reg_top/17.xbar_stress_all.2701434453 Aug 10 07:47:02 PM PDT 24 Aug 10 07:53:24 PM PDT 24 10036647304 ps
T1774 /workspace/coverage/cover_reg_top/83.xbar_smoke_large_delays.3987512696 Aug 10 08:00:00 PM PDT 24 Aug 10 08:01:32 PM PDT 24 9086432191 ps
T143 /workspace/coverage/cover_reg_top/0.chip_csr_hw_reset.2791238378 Aug 10 07:43:25 PM PDT 24 Aug 10 07:49:59 PM PDT 24 6873568748 ps
T1775 /workspace/coverage/cover_reg_top/87.xbar_access_same_device_slow_rsp.3780377085 Aug 10 08:00:45 PM PDT 24 Aug 10 08:05:27 PM PDT 24 15504805640 ps
T1776 /workspace/coverage/cover_reg_top/54.xbar_random.642305899 Aug 10 07:54:46 PM PDT 24 Aug 10 07:55:09 PM PDT 24 272862699 ps
T1777 /workspace/coverage/cover_reg_top/20.xbar_smoke_large_delays.333689484 Aug 10 07:47:41 PM PDT 24 Aug 10 07:49:01 PM PDT 24 8521207223 ps
T1778 /workspace/coverage/cover_reg_top/48.xbar_smoke_large_delays.746512504 Aug 10 07:53:41 PM PDT 24 Aug 10 07:54:56 PM PDT 24 7427896419 ps
T1779 /workspace/coverage/cover_reg_top/37.xbar_random_large_delays.2607394439 Aug 10 07:51:33 PM PDT 24 Aug 10 08:05:17 PM PDT 24 79177606348 ps
T1780 /workspace/coverage/cover_reg_top/56.xbar_random.4148362127 Aug 10 07:55:07 PM PDT 24 Aug 10 07:56:36 PM PDT 24 2523630547 ps
T1781 /workspace/coverage/cover_reg_top/46.xbar_access_same_device_slow_rsp.4168230265 Aug 10 07:53:18 PM PDT 24 Aug 10 08:23:53 PM PDT 24 101106910475 ps
T1782 /workspace/coverage/cover_reg_top/20.xbar_unmapped_addr.2519483715 Aug 10 07:47:51 PM PDT 24 Aug 10 07:48:01 PM PDT 24 150976384 ps
T1783 /workspace/coverage/cover_reg_top/72.xbar_stress_all.2528927663 Aug 10 07:58:03 PM PDT 24 Aug 10 08:02:43 PM PDT 24 7419313184 ps
T1784 /workspace/coverage/cover_reg_top/2.chip_rv_dm_lc_disabled.184976209 Aug 10 07:43:40 PM PDT 24 Aug 10 07:49:02 PM PDT 24 7168853106 ps
T1785 /workspace/coverage/cover_reg_top/9.xbar_stress_all.191375276 Aug 10 07:45:21 PM PDT 24 Aug 10 07:52:24 PM PDT 24 11104235915 ps
T1786 /workspace/coverage/cover_reg_top/18.xbar_random.3077473222 Aug 10 07:47:07 PM PDT 24 Aug 10 07:47:20 PM PDT 24 336765946 ps
T1787 /workspace/coverage/cover_reg_top/35.xbar_smoke_zero_delays.2171324272 Aug 10 07:51:02 PM PDT 24 Aug 10 07:51:08 PM PDT 24 44393180 ps
T1788 /workspace/coverage/cover_reg_top/73.xbar_error_random.2046830048 Aug 10 07:58:15 PM PDT 24 Aug 10 07:58:35 PM PDT 24 234274346 ps
T1789 /workspace/coverage/cover_reg_top/16.xbar_stress_all.762642096 Aug 10 07:46:47 PM PDT 24 Aug 10 07:48:09 PM PDT 24 2638947810 ps
T1790 /workspace/coverage/cover_reg_top/42.xbar_stress_all_with_error.1191565910 Aug 10 07:52:55 PM PDT 24 Aug 10 07:54:52 PM PDT 24 1612366241 ps
T1791 /workspace/coverage/cover_reg_top/47.xbar_smoke_zero_delays.1527018054 Aug 10 07:53:27 PM PDT 24 Aug 10 07:53:34 PM PDT 24 55947153 ps
T1792 /workspace/coverage/cover_reg_top/37.xbar_error_random.1587571433 Aug 10 07:51:39 PM PDT 24 Aug 10 07:51:53 PM PDT 24 357705473 ps
T1793 /workspace/coverage/cover_reg_top/38.xbar_random.3957718118 Aug 10 07:51:52 PM PDT 24 Aug 10 07:52:14 PM PDT 24 228179481 ps
T1794 /workspace/coverage/cover_reg_top/8.xbar_error_random.3499420591 Aug 10 07:45:04 PM PDT 24 Aug 10 07:45:29 PM PDT 24 638077956 ps
T1795 /workspace/coverage/cover_reg_top/16.xbar_same_source.1064753926 Aug 10 07:46:51 PM PDT 24 Aug 10 07:47:18 PM PDT 24 377196151 ps
T1796 /workspace/coverage/cover_reg_top/46.xbar_stress_all_with_rand_reset.2862714626 Aug 10 07:53:27 PM PDT 24 Aug 10 07:55:22 PM PDT 24 265702422 ps
T1797 /workspace/coverage/cover_reg_top/35.xbar_smoke_large_delays.1679071305 Aug 10 07:51:02 PM PDT 24 Aug 10 07:52:51 PM PDT 24 9913219108 ps
T1798 /workspace/coverage/cover_reg_top/70.xbar_random_slow_rsp.3574528223 Aug 10 07:57:42 PM PDT 24 Aug 10 08:04:24 PM PDT 24 23458651643 ps
T1799 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_error.3088530405 Aug 10 07:54:46 PM PDT 24 Aug 10 08:01:12 PM PDT 24 11999164783 ps
T1800 /workspace/coverage/cover_reg_top/54.xbar_same_source.1631304221 Aug 10 07:54:54 PM PDT 24 Aug 10 07:55:32 PM PDT 24 1330939844 ps
T1801 /workspace/coverage/cover_reg_top/50.xbar_error_random.4034723775 Aug 10 07:54:08 PM PDT 24 Aug 10 07:54:34 PM PDT 24 722980851 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%