PWRMGR Simulation Results

Sunday June 23 2024 23:02:35 UTC

GitHub Revision: 25e609d6bb

Branch: os_regression

Testplan

Simulator: VCS

Build randomization enabled with --build-seed 43520053114197278442322840927374150239284669988213580416404649115121474470865

Test Results

Stage	Name	Tests	Max Job Runtime	Simulated Time	Passing	Total	Pass Rate
V1	smoke	pwrmgr_smoke	0.720s	29.581us	50	50	100.00
V1	csr_hw_reset	pwrmgr_csr_hw_reset	0.720s	35.033us	5	5	100.00
V1	csr_rw	pwrmgr_csr_rw	0.770s	23.725us	20	20	100.00
V1	csr_bit_bash	pwrmgr_csr_bit_bash	3.430s	1.265ms	5	5	100.00
V1	csr_aliasing	pwrmgr_csr_aliasing	1.010s	42.500us	5	5	100.00
V1	csr_mem_rw_with_rand_reset	pwrmgr_csr_mem_rw_with_rand_reset	1.180s	51.979us	20	20	100.00
V1	regwen_csr_and_corresponding_lockable_csr	pwrmgr_csr_rw	0.770s	23.725us	20	20	100.00
		pwrmgr_csr_aliasing	1.010s	42.500us	5	5	100.00
V1		TOTAL			105	105	100.00
V2	wakeup	pwrmgr_wakeup	1.380s	319.987us	50	50	100.00
V2	control_clks	pwrmgr_wakeup	1.380s	319.987us	50	50	100.00
V2	aborted_low_power	pwrmgr_aborted_low_power	1.110s	35.556us	50	50	100.00
		pwrmgr_lowpower_invalid	0.770s	107.296us	50	50	100.00
V2	reset	pwrmgr_reset	1.080s	80.436us	50	50	100.00
		pwrmgr_reset_invalid	1.100s	98.650us	50	50	100.00
V2	main_power_glitch_reset	pwrmgr_reset	1.080s	80.436us	50	50	100.00
V2	reset_wakeup_race	pwrmgr_wakeup_reset	1.640s	337.889us	50	50	100.00
V2	lowpower_wakeup_race	pwrmgr_lowpower_wakeup_race	1.490s	299.342us	50	50	100.00
V2	disable_rom_integrity_check	pwrmgr_disable_rom_integrity_check	0.910s	68.045us	50	50	100.00
V2	stress_all	pwrmgr_stress_all	6.820s	2.548ms	50	50	100.00
V2	intr_test	pwrmgr_intr_test	0.690s	20.045us	50	50	100.00
V2	tl_d_oob_addr_access	pwrmgr_tl_errors	2.500s	2.089ms	20	20	100.00
V2	tl_d_illegal_access	pwrmgr_tl_errors	2.500s	2.089ms	20	20	100.00
V2	tl_d_outstanding_access	pwrmgr_csr_hw_reset	0.720s	35.033us	5	5	100.00
		pwrmgr_csr_rw	0.770s	23.725us	20	20	100.00
		pwrmgr_csr_aliasing	1.010s	42.500us	5	5	100.00
		pwrmgr_same_csr_outstanding	0.940s	38.246us	20	20	100.00
V2	tl_d_partial_access	pwrmgr_csr_hw_reset	0.720s	35.033us	5	5	100.00
		pwrmgr_csr_rw	0.770s	23.725us	20	20	100.00
		pwrmgr_csr_aliasing	1.010s	42.500us	5	5	100.00
		pwrmgr_same_csr_outstanding	0.940s	38.246us	20	20	100.00
V2		TOTAL			540	540	100.00
V2S	tl_intg_err	pwrmgr_tl_intg_err	1.700s	197.107us	20	20	100.00
		pwrmgr_sec_cm	2.170s	674.890us	5	5	100.00
V2S	prim_count_check	pwrmgr_sec_cm	2.170s	674.890us	5	5	100.00
V2S	prim_fsm_check	pwrmgr_sec_cm	2.170s	674.890us	5	5	100.00
V2S	sec_cm_bus_integrity	pwrmgr_tl_intg_err	1.700s	197.107us	20	20	100.00
V2S	sec_cm_lc_ctrl_intersig_mubi	pwrmgr_sec_cm_lc_ctrl_intersig_mubi	3.350s	923.895us	50	50	100.00
V2S	sec_cm_rom_ctrl_intersig_mubi	pwrmgr_sec_cm_rom_ctrl_intersig_mubi	3.630s	853.243us	50	50	100.00
V2S	sec_cm_rstmgr_intersig_mubi	pwrmgr_sec_cm_rstmgr_intersig_mubi	1.020s	73.276us	50	50	100.00
V2S	sec_cm_esc_rx_clk_bkgn_chk	pwrmgr_esc_clk_rst_malfunc	0.690s	30.364us	50	50	100.00
V2S	sec_cm_esc_rx_clk_local_esc	pwrmgr_sec_cm	2.170s	674.890us	5	5	100.00
V2S	sec_cm_fsm_sparse	pwrmgr_sec_cm	2.170s	674.890us	5	5	100.00
V2S	sec_cm_fsm_terminal	pwrmgr_sec_cm	2.170s	674.890us	5	5	100.00
V2S	sec_cm_ctrl_flow_global_esc	pwrmgr_global_esc	0.720s	232.335us	50	50	100.00
V2S	sec_cm_main_pd_rst_local_esc	pwrmgr_glitch	0.730s	60.387us	50	50	100.00
V2S	sec_cm_ctrl_config_regwen	pwrmgr_sec_cm_ctrl_config_regwen	1.340s	302.114us	50	50	100.00
V2S	sec_cm_wakeup_config_regwen	pwrmgr_csr_rw	0.770s	23.725us	20	20	100.00
V2S	sec_cm_reset_config_regwen	pwrmgr_csr_rw	0.770s	23.725us	20	20	100.00
V2S		TOTAL			375	375	100.00
V3	escalation_timeout	pwrmgr_escalation_timeout	1.070s	160.205us	50	50	100.00
V3	stress_all_with_rand_reset	pwrmgr_stress_all_with_rand_reset	30.840s	10.022ms	49	50	98.00
V3		TOTAL			99	100	99.00
		TOTAL			1119	1120	99.91

Testplan Progress

Items	Total	Written	Passing	Progress
V1	6	6	6	100.00
V2	12	12	12	100.00
V2S	9	9	9	100.00
V3	2	2	1	50.00

Coverage Results

Coverage Dashboard

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	GROUP
97.95	98.23	96.58	99.44	96.00	96.37	100.00	99.02

Failure Buckets

• Offending 'pwr_rst_o.rstreqs[pwrmgr_reg_pkg::ResetMainPwrIdx]' has 1 failures:
  • Test pwrmgr_stress_all_with_rand_reset has 1 failures.

    • 42.pwrmgr_stress_all_with_rand_reset.48397707328515415299292154202447525809144657442253058501539581070995427340831
      Line 5946, in log /container/opentitan-public/scratch/os_regression/pwrmgr-sim-vcs/42.pwrmgr_stress_all_with_rand_reset/latest/run.log

            Offending 'pwr_rst_o.rstreqs[pwrmgr_reg_pkg::ResetMainPwrIdx]'
        UVM_ERROR @ 29208145129 ps: (pwrmgr_sec_cm_checker_assert.sv:161) [ASSERT FAILED] RstreqChkMainpd_A
        UVM_INFO @ 29208145129 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
        --- UVM Report catcher Summary ---
      

Past Results

• Latest
• lint
• dv
• 2024.06.23_08.17.22
• 2024.06.22_11.55.01
• 2024.06.14_07.41.29
• 2024.06.12_05.16.58
• 2024.06.11_12.16.22