Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.97 98.23 96.58 99.62 96.00 96.37 100.00 99.02


Total tests in report: 1107
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
84.01 84.01 96.39 96.39 86.88 86.88 84.56 84.56 64.00 64.00 93.32 93.32 91.58 91.58 71.36 71.36 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_stress_all.3189469244
88.15 4.13 96.79 0.40 87.30 0.43 87.57 3.01 86.00 22.00 93.89 0.57 92.63 1.05 72.83 1.47 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_reset_invalid.3350134146
90.34 2.20 96.95 0.16 88.45 1.14 97.18 9.60 88.00 2.00 94.66 0.76 93.68 1.05 73.49 0.65 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_sec_cm.2979840701
92.04 1.70 96.95 0.00 88.45 0.00 98.68 1.51 88.00 0.00 94.66 0.00 93.95 0.26 83.63 10.15 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2821404805
93.40 1.35 97.11 0.16 90.01 1.57 99.44 0.75 88.00 0.00 94.85 0.19 96.32 2.37 88.05 4.42 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_stress_all_with_rand_reset.3893273101
94.64 1.25 97.83 0.72 93.30 3.28 99.62 0.19 88.00 0.00 95.61 0.76 96.32 0.00 91.82 3.76 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/0.pwrmgr_tl_intg_err.2559319229
95.78 1.14 97.83 0.00 93.30 0.00 99.62 0.00 96.00 8.00 95.61 0.00 96.32 0.00 91.82 0.00 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_lowpower_invalid.1666612745
96.15 0.37 98.07 0.24 95.15 1.85 99.62 0.00 96.00 0.00 95.61 0.00 96.32 0.00 92.31 0.49 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/0.pwrmgr_tl_errors.3686061265
96.46 0.30 98.07 0.00 95.29 0.14 99.62 0.00 96.00 0.00 95.61 0.00 96.32 0.00 94.27 1.96 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/2.pwrmgr_intr_test.905480907
96.73 0.28 98.23 0.16 95.72 0.43 99.62 0.00 96.00 0.00 96.18 0.57 97.11 0.79 94.27 0.00 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_escalation_timeout.3930191464
96.98 0.25 98.23 0.00 95.72 0.00 99.62 0.00 96.00 0.00 96.18 0.00 98.68 1.58 94.44 0.16 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/2.pwrmgr_csr_aliasing.1554337761
97.20 0.22 98.23 0.00 95.86 0.14 99.62 0.00 96.00 0.00 96.18 0.00 98.95 0.26 95.58 1.15 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_stress_all_with_rand_reset.755150981
97.41 0.21 98.23 0.00 95.86 0.00 99.62 0.00 96.00 0.00 96.37 0.19 99.21 0.26 96.56 0.98 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3896178560
97.57 0.16 98.23 0.00 96.01 0.14 99.62 0.00 96.00 0.00 96.37 0.00 99.21 0.00 97.55 0.98 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_sec_cm_ctrl_config_regwen.3983002005
97.64 0.07 98.23 0.00 96.01 0.00 99.62 0.00 96.00 0.00 96.37 0.00 99.21 0.00 98.04 0.49 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_disable_rom_integrity_check.1139294278
97.71 0.07 98.23 0.00 96.01 0.00 99.62 0.00 96.00 0.00 96.37 0.00 99.21 0.00 98.53 0.49 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_disable_rom_integrity_check.2642947947
97.75 0.04 98.23 0.00 96.01 0.00 99.62 0.00 96.00 0.00 96.37 0.00 99.47 0.26 98.53 0.00 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/0.pwrmgr_csr_rw.1800702424
97.79 0.04 98.23 0.00 96.01 0.00 99.62 0.00 96.00 0.00 96.37 0.00 99.74 0.26 98.53 0.00 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_aborted_low_power.212415254
97.81 0.02 98.23 0.00 96.01 0.00 99.62 0.00 96.00 0.00 96.37 0.00 99.74 0.00 98.69 0.16 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/1.pwrmgr_tl_intg_err.3369997888
97.83 0.02 98.23 0.00 96.01 0.00 99.62 0.00 96.00 0.00 96.37 0.00 99.74 0.00 98.85 0.16 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/11.pwrmgr_intr_test.1252970684
97.86 0.02 98.23 0.00 96.01 0.00 99.62 0.00 96.00 0.00 96.37 0.00 99.74 0.00 99.02 0.16 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_disable_rom_integrity_check.167450855
97.88 0.02 98.23 0.00 96.15 0.14 99.62 0.00 96.00 0.00 96.37 0.00 99.74 0.00 99.02 0.00 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/11.pwrmgr_tl_intg_err.503715110
97.90 0.02 98.23 0.00 96.29 0.14 99.62 0.00 96.00 0.00 96.37 0.00 99.74 0.00 99.02 0.00 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/13.pwrmgr_tl_intg_err.1359429241
97.92 0.02 98.23 0.00 96.43 0.14 99.62 0.00 96.00 0.00 96.37 0.00 99.74 0.00 99.02 0.00 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/16.pwrmgr_tl_intg_err.2522521584
97.94 0.02 98.23 0.00 96.58 0.14 99.62 0.00 96.00 0.00 96.37 0.00 99.74 0.00 99.02 0.00 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_glitch.1350040683

Tests that do not contribute to grading

Name   
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/0.pwrmgr_csr_aliasing.1556326076
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/0.pwrmgr_csr_bit_bash.416730602
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/0.pwrmgr_csr_hw_reset.2646043691
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/0.pwrmgr_csr_mem_rw_with_rand_reset.2682916885
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/0.pwrmgr_intr_test.686700183
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/0.pwrmgr_same_csr_outstanding.799456341
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/1.pwrmgr_csr_aliasing.2037230891
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/1.pwrmgr_csr_bit_bash.1407718630
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/1.pwrmgr_csr_hw_reset.2993398165
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/1.pwrmgr_csr_mem_rw_with_rand_reset.2949141860
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/1.pwrmgr_csr_rw.1272975987
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/1.pwrmgr_intr_test.3410868508
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/1.pwrmgr_same_csr_outstanding.1887607506
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/1.pwrmgr_tl_errors.2132845199
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/10.pwrmgr_csr_mem_rw_with_rand_reset.405972675
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/10.pwrmgr_csr_rw.2930685755
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/10.pwrmgr_intr_test.3809759147
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/10.pwrmgr_same_csr_outstanding.3186999702
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/10.pwrmgr_tl_errors.746906342
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/10.pwrmgr_tl_intg_err.4145705041
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/11.pwrmgr_csr_mem_rw_with_rand_reset.4230185757
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/11.pwrmgr_csr_rw.3343206745
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/11.pwrmgr_same_csr_outstanding.300844971
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/11.pwrmgr_tl_errors.1064658653
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/12.pwrmgr_csr_mem_rw_with_rand_reset.1106401791
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/12.pwrmgr_csr_rw.2795658487
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/12.pwrmgr_intr_test.3535648883
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/12.pwrmgr_same_csr_outstanding.3255210116
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/12.pwrmgr_tl_errors.3157664034
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/12.pwrmgr_tl_intg_err.1579379494
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/13.pwrmgr_csr_mem_rw_with_rand_reset.3724540171
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/13.pwrmgr_csr_rw.2937750920
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/13.pwrmgr_intr_test.4195625447
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/13.pwrmgr_same_csr_outstanding.457352539
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/13.pwrmgr_tl_errors.1199848006
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/14.pwrmgr_csr_mem_rw_with_rand_reset.2417188764
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/14.pwrmgr_csr_rw.1600586321
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/14.pwrmgr_intr_test.3504928584
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/14.pwrmgr_same_csr_outstanding.2097137290
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/14.pwrmgr_tl_errors.1090682069
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/14.pwrmgr_tl_intg_err.1961694829
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/15.pwrmgr_csr_mem_rw_with_rand_reset.3368752000
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/15.pwrmgr_csr_rw.3115353319
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/15.pwrmgr_intr_test.1278573030
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/15.pwrmgr_same_csr_outstanding.678757333
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/15.pwrmgr_tl_errors.3177909276
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/15.pwrmgr_tl_intg_err.2189841156
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/16.pwrmgr_csr_mem_rw_with_rand_reset.2581528741
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/16.pwrmgr_csr_rw.967496233
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/16.pwrmgr_intr_test.1804017739
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/16.pwrmgr_same_csr_outstanding.1478686736
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/16.pwrmgr_tl_errors.1218920471
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/17.pwrmgr_csr_mem_rw_with_rand_reset.1655766987
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/17.pwrmgr_csr_rw.1314622922
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/17.pwrmgr_intr_test.2643139522
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/17.pwrmgr_same_csr_outstanding.557883099
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/17.pwrmgr_tl_errors.3082408530
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/17.pwrmgr_tl_intg_err.894178327
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/18.pwrmgr_csr_mem_rw_with_rand_reset.4038365582
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/18.pwrmgr_csr_rw.73464981
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/18.pwrmgr_intr_test.1430820977
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/18.pwrmgr_same_csr_outstanding.1897292410
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/18.pwrmgr_tl_errors.69175372
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/18.pwrmgr_tl_intg_err.3724471884
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/19.pwrmgr_csr_mem_rw_with_rand_reset.139483845
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/19.pwrmgr_csr_rw.4057604166
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/19.pwrmgr_intr_test.1090263940
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/19.pwrmgr_same_csr_outstanding.2061622714
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/19.pwrmgr_tl_errors.1280779669
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/19.pwrmgr_tl_intg_err.4257058755
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/2.pwrmgr_csr_bit_bash.67063316
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/2.pwrmgr_csr_hw_reset.1379815236
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/2.pwrmgr_csr_mem_rw_with_rand_reset.886763463
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/2.pwrmgr_csr_rw.2931154386
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/2.pwrmgr_same_csr_outstanding.1606628547
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/2.pwrmgr_tl_errors.3013925772
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/2.pwrmgr_tl_intg_err.162930645
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/20.pwrmgr_intr_test.2456855015
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/21.pwrmgr_intr_test.2962949653
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/22.pwrmgr_intr_test.254551701
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/23.pwrmgr_intr_test.670439225
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/24.pwrmgr_intr_test.2847618682
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/25.pwrmgr_intr_test.284059508
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/26.pwrmgr_intr_test.4168811202
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/27.pwrmgr_intr_test.2366422846
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/28.pwrmgr_intr_test.336926099
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/29.pwrmgr_intr_test.930072770
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/3.pwrmgr_csr_aliasing.2310595807
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/3.pwrmgr_csr_bit_bash.1234401863
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/3.pwrmgr_csr_hw_reset.2785760928
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/3.pwrmgr_csr_mem_rw_with_rand_reset.1962080187
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/3.pwrmgr_csr_rw.2468514379
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/3.pwrmgr_intr_test.821549982
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/3.pwrmgr_same_csr_outstanding.1696131924
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/3.pwrmgr_tl_errors.2116423514
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/3.pwrmgr_tl_intg_err.2155372296
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/30.pwrmgr_intr_test.1579031123
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/31.pwrmgr_intr_test.1177349187
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/32.pwrmgr_intr_test.3938988932
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/33.pwrmgr_intr_test.4083728373
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/34.pwrmgr_intr_test.822476469
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/35.pwrmgr_intr_test.3426553935
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/36.pwrmgr_intr_test.3463395120
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/37.pwrmgr_intr_test.4230226003
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/38.pwrmgr_intr_test.2602502690
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/39.pwrmgr_intr_test.168789047
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/4.pwrmgr_csr_aliasing.1079482907
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/4.pwrmgr_csr_bit_bash.2034604207
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/4.pwrmgr_csr_hw_reset.1074295963
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/4.pwrmgr_csr_mem_rw_with_rand_reset.209158261
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/4.pwrmgr_csr_rw.470937000
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/4.pwrmgr_intr_test.4048894651
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/4.pwrmgr_same_csr_outstanding.3213772523
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/4.pwrmgr_tl_errors.978737773
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/4.pwrmgr_tl_intg_err.3225107748
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/40.pwrmgr_intr_test.3033303281
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/41.pwrmgr_intr_test.3574670477
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/42.pwrmgr_intr_test.812284479
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/43.pwrmgr_intr_test.2302545570
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/44.pwrmgr_intr_test.2918209259
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/45.pwrmgr_intr_test.4163370794
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/46.pwrmgr_intr_test.1811060954
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/47.pwrmgr_intr_test.3831743675
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/48.pwrmgr_intr_test.3497968452
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/49.pwrmgr_intr_test.2013063054
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/5.pwrmgr_csr_mem_rw_with_rand_reset.3849004138
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/5.pwrmgr_csr_rw.3946825637
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/5.pwrmgr_intr_test.1597330033
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/5.pwrmgr_same_csr_outstanding.1614691960
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/5.pwrmgr_tl_errors.3964140911
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/5.pwrmgr_tl_intg_err.2696016874
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/6.pwrmgr_csr_mem_rw_with_rand_reset.2236245511
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/6.pwrmgr_csr_rw.4182694
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/6.pwrmgr_intr_test.1609683188
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/6.pwrmgr_same_csr_outstanding.1515373941
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/6.pwrmgr_tl_errors.2978364838
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/6.pwrmgr_tl_intg_err.1187331960
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/7.pwrmgr_csr_mem_rw_with_rand_reset.573394797
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/7.pwrmgr_csr_rw.1232903091
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/7.pwrmgr_intr_test.1141121260
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/7.pwrmgr_same_csr_outstanding.2161451242
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/7.pwrmgr_tl_errors.2707012305
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/7.pwrmgr_tl_intg_err.1253514030
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/8.pwrmgr_csr_mem_rw_with_rand_reset.3374452825
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/8.pwrmgr_csr_rw.562752347
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/8.pwrmgr_intr_test.3240894328
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/8.pwrmgr_same_csr_outstanding.1945242212
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/8.pwrmgr_tl_errors.3119086218
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/8.pwrmgr_tl_intg_err.4018969327
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/9.pwrmgr_csr_mem_rw_with_rand_reset.2865283654
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/9.pwrmgr_csr_rw.3378594320
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/9.pwrmgr_intr_test.1569083298
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/9.pwrmgr_same_csr_outstanding.233930539
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/9.pwrmgr_tl_errors.571033548
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/cover_reg_top/9.pwrmgr_tl_intg_err.2607672832
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_aborted_low_power.2052479132
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_esc_clk_rst_malfunc.1393953193
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_global_esc.2756606829
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_lowpower_wakeup_race.1628867176
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_reset.3841921288
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_sec_cm.1743583899
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_sec_cm_rstmgr_intersig_mubi.2084290065
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_smoke.1623156535
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_stress_all.261585697
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_stress_all_with_rand_reset.1582795582
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_wakeup.2257112966
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_wakeup_reset.3458225267
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_disable_rom_integrity_check.584944399
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_esc_clk_rst_malfunc.1544811460
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_escalation_timeout.1327567663
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_glitch.3037632728
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_global_esc.3197586890
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_lowpower_invalid.3263862502
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_lowpower_wakeup_race.4241591569
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_reset.1713384561
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_reset_invalid.317853480
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_sec_cm_ctrl_config_regwen.3570197870
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4222525722
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2806225166
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_sec_cm_rstmgr_intersig_mubi.2426670786
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_smoke.3273787939
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_stress_all.585972755
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_wakeup.1294337670
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_wakeup_reset.2400840505
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_aborted_low_power.4160383798
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_disable_rom_integrity_check.846989303
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_esc_clk_rst_malfunc.1880791859
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_escalation_timeout.2824358243
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_glitch.3298113992
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_global_esc.2948773641
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_lowpower_invalid.3792485999
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_lowpower_wakeup_race.1086825561
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_reset.3085362057
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_reset_invalid.3176660458
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_sec_cm_ctrl_config_regwen.4206939277
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4122417507
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3617933779
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_sec_cm_rstmgr_intersig_mubi.4082603514
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_smoke.2227889976
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_stress_all.4229245596
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_stress_all_with_rand_reset.2664887820
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_wakeup.2288924887
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_wakeup_reset.3181467578
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_aborted_low_power.4264020350
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_esc_clk_rst_malfunc.1699202857
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_escalation_timeout.1302333130
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_glitch.2337301041
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_global_esc.1329458583
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_lowpower_invalid.1729927301
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_lowpower_wakeup_race.190591912
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_reset.1272061982
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_reset_invalid.3982964775
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_sec_cm_ctrl_config_regwen.3819166924
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1343386288
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.385578311
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_sec_cm_rstmgr_intersig_mubi.1317333848
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_smoke.3804980163
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_stress_all.3186308371
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_stress_all_with_rand_reset.1744571426
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_wakeup.1035883718
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_wakeup_reset.1309380348
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_aborted_low_power.3695400319
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_disable_rom_integrity_check.498466462
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_esc_clk_rst_malfunc.1491862622
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_escalation_timeout.2223507144
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_glitch.16663371
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_global_esc.3762894463
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_lowpower_invalid.2033446583
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_lowpower_wakeup_race.2499846615
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_reset.2654854862
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_reset_invalid.2643708622
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_sec_cm_ctrl_config_regwen.1841716828
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4142445245
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3779477381
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_sec_cm_rstmgr_intersig_mubi.3371914343
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_smoke.2642831042
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_stress_all.495699443
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_stress_all_with_rand_reset.632111754
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_wakeup.4220665113
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_wakeup_reset.3365697836
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_aborted_low_power.906828853
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_disable_rom_integrity_check.2003090655
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_esc_clk_rst_malfunc.4012628283
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_escalation_timeout.4183834870
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_glitch.3828654287
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_global_esc.255521546
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_lowpower_invalid.3481102553
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_lowpower_wakeup_race.4138307741
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_reset.2825612776
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_reset_invalid.1239369766
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_ctrl_config_regwen.3216749897
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.179083986
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1824337372
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_rstmgr_intersig_mubi.599872316
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_smoke.1261731760
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_stress_all.2750789616
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_stress_all_with_rand_reset.2196665016
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_wakeup.2859346764
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_wakeup_reset.3603507274
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_aborted_low_power.746736612
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_disable_rom_integrity_check.2077327275
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_esc_clk_rst_malfunc.3628952690
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_escalation_timeout.2998556877
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_glitch.2044778626
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_global_esc.992832368
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_lowpower_invalid.2823114428
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_lowpower_wakeup_race.396949553
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_reset.369023841
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_reset_invalid.2098005409
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_sec_cm_ctrl_config_regwen.2431824717
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3660347250
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2110747984
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_sec_cm_rstmgr_intersig_mubi.465625324
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_smoke.3757646919
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_stress_all.3052607197
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_stress_all_with_rand_reset.2935199374
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_wakeup.1540123732
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_wakeup_reset.751335101
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_aborted_low_power.3291018763
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_disable_rom_integrity_check.1660716731
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_esc_clk_rst_malfunc.1361577428
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_escalation_timeout.657414846
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_glitch.1872006512
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_global_esc.4071009832
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_lowpower_invalid.3015030506
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_lowpower_wakeup_race.1973497068
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_reset.1242664210
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_reset_invalid.1200121942
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_sec_cm_ctrl_config_regwen.753537234
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3892262812
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1504213517
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_sec_cm_rstmgr_intersig_mubi.2336764859
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_smoke.2729495595
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_stress_all.38533672
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_stress_all_with_rand_reset.3421610150
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_wakeup.1308674743
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_wakeup_reset.3874446034
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_aborted_low_power.3956679707
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_disable_rom_integrity_check.2774769140
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_esc_clk_rst_malfunc.562978374
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_escalation_timeout.1255257186
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_glitch.3236196553
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_global_esc.4042027012
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_lowpower_invalid.1170054747
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_lowpower_wakeup_race.2937836336
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_reset.2345258979
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_reset_invalid.3021434032
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_sec_cm_ctrl_config_regwen.1988898179
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2674099536
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.157180253
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_sec_cm_rstmgr_intersig_mubi.346626997
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_smoke.3870132527
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_stress_all.462332198
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_stress_all_with_rand_reset.1820013653
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_wakeup.4266143475
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_wakeup_reset.2822919437
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_aborted_low_power.192395135
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_disable_rom_integrity_check.3670811479
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_esc_clk_rst_malfunc.3893610989
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_escalation_timeout.3228999964
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_glitch.960926937
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_global_esc.2057597327
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_lowpower_invalid.1023971891
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_lowpower_wakeup_race.3061305865
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_reset.3265791277
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_reset_invalid.3601507533
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_sec_cm_ctrl_config_regwen.3623138219
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3861532
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3290037045
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_sec_cm_rstmgr_intersig_mubi.88966548
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_smoke.2308187948
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_stress_all.2839117857
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_stress_all_with_rand_reset.4169490283
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_wakeup.4170175706
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_wakeup_reset.3909704313
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_aborted_low_power.575068752
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_disable_rom_integrity_check.3518595125
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_esc_clk_rst_malfunc.2192677384
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_escalation_timeout.2240174872
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_glitch.629791040
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_global_esc.4120588678
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_lowpower_invalid.737707429
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_lowpower_wakeup_race.1984266409
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_reset.1285882149
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_reset_invalid.3941049491
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_sec_cm_ctrl_config_regwen.1420882210
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1091170018
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.379301478
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_sec_cm_rstmgr_intersig_mubi.3651898515
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_smoke.3896767632
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_stress_all.2724480410
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_stress_all_with_rand_reset.2744593233
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_wakeup.1471540922
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_wakeup_reset.3123604224
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_aborted_low_power.304629829
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_disable_rom_integrity_check.3281317444
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_esc_clk_rst_malfunc.1259204427
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_escalation_timeout.1463398240
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_glitch.1082012471
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_global_esc.1907967516
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_lowpower_invalid.2266564876
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_lowpower_wakeup_race.2324245307
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_reset.2318199693
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_reset_invalid.3275532115
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_sec_cm_ctrl_config_regwen.1482731244
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1645471321
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1425155171
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_sec_cm_rstmgr_intersig_mubi.3400367967
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_smoke.210981122
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_stress_all.2561222755
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_stress_all_with_rand_reset.1718679031
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_wakeup.990119429
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_wakeup_reset.783494149
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_aborted_low_power.2548848439
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_esc_clk_rst_malfunc.3319861505
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_escalation_timeout.310589138
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_glitch.3760948182
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_global_esc.3861872117
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_lowpower_invalid.3589232383
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_lowpower_wakeup_race.100926357
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_reset.1351921171
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_reset_invalid.2863278830
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_sec_cm.2018197161
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_sec_cm_ctrl_config_regwen.98978795
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3075052964
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2553372795
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_sec_cm_rstmgr_intersig_mubi.1636409219
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_smoke.3593569570
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_stress_all.4135337738
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_stress_all_with_rand_reset.1537194599
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_wakeup.1761952481
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_wakeup_reset.3007579589
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_aborted_low_power.1895629169
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_disable_rom_integrity_check.210973158
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_esc_clk_rst_malfunc.2191936271
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_escalation_timeout.210820478
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_glitch.3695601417
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_global_esc.2378030436
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_lowpower_invalid.151802742
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_lowpower_wakeup_race.2264435506
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_reset.1143299290
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_reset_invalid.3644686499
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_sec_cm_ctrl_config_regwen.4162178933
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.457194195
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3749270603
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_sec_cm_rstmgr_intersig_mubi.2302032428
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_smoke.772899394
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_stress_all.884219100
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_stress_all_with_rand_reset.3827047166
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_wakeup.945168205
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_wakeup_reset.1702801455
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_aborted_low_power.2639060265
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_disable_rom_integrity_check.726941171
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_esc_clk_rst_malfunc.2247192304
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_escalation_timeout.4169044519
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_glitch.1243729142
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_global_esc.2550368735
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_lowpower_invalid.2683590311
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_lowpower_wakeup_race.3857874238
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_reset.473967188
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_reset_invalid.1348139953
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_sec_cm_ctrl_config_regwen.2850785931
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2721186854
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1676350686
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_sec_cm_rstmgr_intersig_mubi.4216279299
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_smoke.683079472
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_stress_all.100676587
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_stress_all_with_rand_reset.24832149
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_wakeup.1684906700
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_wakeup_reset.481529415
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_aborted_low_power.1675241915
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_disable_rom_integrity_check.3554174664
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_esc_clk_rst_malfunc.3147789607
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_escalation_timeout.337567373
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_glitch.2812645346
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_global_esc.1992241085
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_lowpower_invalid.394111706
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_lowpower_wakeup_race.4138974890
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_reset.1228693824
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_reset_invalid.2393587353
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_sec_cm_ctrl_config_regwen.3922339366
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3662639935
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.278088354
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_sec_cm_rstmgr_intersig_mubi.25200900
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_smoke.167641266
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_stress_all.690475004
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_stress_all_with_rand_reset.1398434764
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_wakeup.3763394906
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_wakeup_reset.3748795231
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_aborted_low_power.1217635481
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_disable_rom_integrity_check.3247642588
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_esc_clk_rst_malfunc.3707807167
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_escalation_timeout.3272140995
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_glitch.2661463204
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_global_esc.1986742503
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_lowpower_invalid.213252223
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_lowpower_wakeup_race.2279287709
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_reset.3271417799
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_reset_invalid.1776126678
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_sec_cm_ctrl_config_regwen.166495865
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2946933995
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1485184087
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_sec_cm_rstmgr_intersig_mubi.3243379193
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_smoke.901920700
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_stress_all.2682118097
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_stress_all_with_rand_reset.4166291955
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_wakeup.651017791
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_wakeup_reset.3732847211
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_aborted_low_power.3403969119
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_disable_rom_integrity_check.3313491637
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_esc_clk_rst_malfunc.3961083004
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_escalation_timeout.875955988
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_glitch.454500321
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_global_esc.2941498510
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_lowpower_invalid.2081091959
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_lowpower_wakeup_race.4096219226
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_reset.3725995554
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_reset_invalid.1703073676
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_sec_cm_ctrl_config_regwen.3198104442
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1714225488
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.447633909
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_sec_cm_rstmgr_intersig_mubi.1975072499
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_smoke.2301688579
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_stress_all.2082925062
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_stress_all_with_rand_reset.3674301325
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_wakeup.3045078498
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_wakeup_reset.3740933502
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_aborted_low_power.2708125628
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_disable_rom_integrity_check.705247763
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_esc_clk_rst_malfunc.3758226083
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_escalation_timeout.64991330
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_glitch.2121150910
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_global_esc.2046343901
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_lowpower_invalid.2405238960
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_lowpower_wakeup_race.775163567
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_reset.28996304
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_reset_invalid.794837161
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_sec_cm_ctrl_config_regwen.218002753
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3987101576
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1338238344
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_sec_cm_rstmgr_intersig_mubi.2559082180
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_smoke.3267449037
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_stress_all.4010177369
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_stress_all_with_rand_reset.1040078704
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_wakeup.314943365
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_wakeup_reset.2377696015
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_aborted_low_power.2370558498
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_disable_rom_integrity_check.3850088488
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_esc_clk_rst_malfunc.3879612426
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_escalation_timeout.1855487586
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_glitch.2534806530
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_global_esc.3829365385
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_lowpower_invalid.3129621705
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_lowpower_wakeup_race.3719661515
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_reset.3619719212
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_reset_invalid.385448803
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_sec_cm_ctrl_config_regwen.1326811006
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.656659196
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1994973044
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_sec_cm_rstmgr_intersig_mubi.1598902073
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_smoke.2196100226
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_stress_all.3959950708
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_stress_all_with_rand_reset.1105700436
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_wakeup.3100737757
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_wakeup_reset.59061349
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_aborted_low_power.3136854695
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_disable_rom_integrity_check.445639280
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_esc_clk_rst_malfunc.1009901962
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_escalation_timeout.1190566485
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_glitch.976407390
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_global_esc.874992031
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_lowpower_invalid.1571256343
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_lowpower_wakeup_race.4270954323
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_reset.3996742101
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_reset_invalid.728230366
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_sec_cm_ctrl_config_regwen.1392877077
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2969862288
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2378545777
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_sec_cm_rstmgr_intersig_mubi.222892625
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_smoke.2230214387
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_stress_all.3982362006
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_stress_all_with_rand_reset.786706884
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_wakeup.2914574428
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/27.pwrmgr_wakeup_reset.985279647
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_aborted_low_power.4234269381
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_disable_rom_integrity_check.3769633747
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_esc_clk_rst_malfunc.3227421950
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_escalation_timeout.3980638722
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_glitch.1375329546
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_global_esc.2806309069
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_lowpower_invalid.3551037252
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_lowpower_wakeup_race.937387836
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_reset.1512253413
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_reset_invalid.1712678572
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_sec_cm_ctrl_config_regwen.1113614645
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3379349114
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.769727955
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_sec_cm_rstmgr_intersig_mubi.2191321340
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_smoke.2834172406
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_stress_all.1905511101
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_stress_all_with_rand_reset.3906853310
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_wakeup.2123568457
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/28.pwrmgr_wakeup_reset.4090865059
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_aborted_low_power.2405265896
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_disable_rom_integrity_check.1069849143
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_esc_clk_rst_malfunc.460013403
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_escalation_timeout.9094339
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_glitch.2771762341
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_global_esc.3521194647
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_lowpower_invalid.104596517
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_lowpower_wakeup_race.3146238957
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_reset.306076407
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_reset_invalid.4066527833
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_sec_cm_ctrl_config_regwen.1174753889
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.371409477
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_sec_cm_rstmgr_intersig_mubi.1170329534
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_smoke.1143845589
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_stress_all.102188395
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_stress_all_with_rand_reset.892187582
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_wakeup.1744424710
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/29.pwrmgr_wakeup_reset.3020507649
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_aborted_low_power.3346357342
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_disable_rom_integrity_check.1645534353
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_esc_clk_rst_malfunc.4247489618
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_escalation_timeout.1771288089
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_glitch.4237014050
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_global_esc.962058981
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_lowpower_invalid.1670952103
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_lowpower_wakeup_race.475728544
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_reset.1325611536
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_reset_invalid.3913031573
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_sec_cm.4098351655
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_sec_cm_ctrl_config_regwen.3149833198
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.754874486
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.47898131
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_sec_cm_rstmgr_intersig_mubi.2956667701
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_smoke.1828324233
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_stress_all.4046819790
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_wakeup.2008592329
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_wakeup_reset.1726941170
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_aborted_low_power.3653515004
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_disable_rom_integrity_check.1056973740
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_esc_clk_rst_malfunc.2534012169
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_escalation_timeout.1728109977
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_glitch.2631939992
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_global_esc.4276976559
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_lowpower_invalid.1196973596
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_lowpower_wakeup_race.110991525
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_reset.3594609860
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_reset_invalid.1920678718
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_sec_cm_ctrl_config_regwen.1794601850
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.88816392
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4221219666
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_sec_cm_rstmgr_intersig_mubi.4172724460
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_smoke.2305351017
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_stress_all.956860094
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_stress_all_with_rand_reset.1147964955
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_wakeup.4012469313
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/30.pwrmgr_wakeup_reset.3215288201
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_aborted_low_power.3947474494
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_disable_rom_integrity_check.516405153
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_esc_clk_rst_malfunc.2010455556
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_escalation_timeout.4201698596
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_glitch.3046804231
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_global_esc.1781576301
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_lowpower_invalid.1053601820
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_lowpower_wakeup_race.3908285363
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_reset.22671971
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_reset_invalid.3486020268
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_sec_cm_ctrl_config_regwen.1649137085
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1594722050
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.331412671
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_sec_cm_rstmgr_intersig_mubi.1908313415
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_smoke.1824010235
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_stress_all.3059397386
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_stress_all_with_rand_reset.985950631
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_wakeup.3220626477
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/31.pwrmgr_wakeup_reset.857662388
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_aborted_low_power.3792506060
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_disable_rom_integrity_check.6079951
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_esc_clk_rst_malfunc.4172994683
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_escalation_timeout.1655830878
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_glitch.2740614612
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_global_esc.2573146277
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_lowpower_invalid.3955562000
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_lowpower_wakeup_race.4281628578
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_reset.3652275923
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_reset_invalid.2284916522
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_sec_cm_ctrl_config_regwen.3395527070
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2272822171
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4000981030
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_sec_cm_rstmgr_intersig_mubi.3525699391
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_smoke.3777557561
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_stress_all.1371253135
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_stress_all_with_rand_reset.3518237890
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_wakeup.2025645926
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/32.pwrmgr_wakeup_reset.1107826774
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_aborted_low_power.1972159696
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_disable_rom_integrity_check.3912761101
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_esc_clk_rst_malfunc.712657970
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_escalation_timeout.143425924
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_glitch.862772548
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_global_esc.1297567648
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_lowpower_invalid.1746855434
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_lowpower_wakeup_race.854087110
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_reset.591563773
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_reset_invalid.1948609795
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_sec_cm_ctrl_config_regwen.2225595115
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.762685941
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1382496694
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_sec_cm_rstmgr_intersig_mubi.2806048734
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_smoke.3219733076
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_stress_all.2728794665
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_stress_all_with_rand_reset.2629169609
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_wakeup.2062725169
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/33.pwrmgr_wakeup_reset.1993989493
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_aborted_low_power.1913134099
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_disable_rom_integrity_check.509145549
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_esc_clk_rst_malfunc.37248374
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_escalation_timeout.1674670903
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_glitch.3515567893
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_global_esc.1067282017
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_lowpower_invalid.940964976
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_lowpower_wakeup_race.394187638
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_reset.1403530226
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_reset_invalid.587499868
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_sec_cm_ctrl_config_regwen.153933767
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1211501295
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.435289969
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_sec_cm_rstmgr_intersig_mubi.2893926357
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_smoke.3818107113
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_stress_all.537861725
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_stress_all_with_rand_reset.3716406694
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_wakeup.1646408870
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/34.pwrmgr_wakeup_reset.2411595568
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_aborted_low_power.1189702925
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_disable_rom_integrity_check.99100477
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_esc_clk_rst_malfunc.1787132925
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_escalation_timeout.3310499975
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_glitch.130507634
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_global_esc.2290461845
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_lowpower_invalid.2039628030
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_lowpower_wakeup_race.2994534330
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_reset.3383104387
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_reset_invalid.3082636102
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_sec_cm_ctrl_config_regwen.4198172343
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2146234258
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1636425751
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_sec_cm_rstmgr_intersig_mubi.2791572793
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_smoke.3909231574
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_stress_all.3668225888
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_stress_all_with_rand_reset.3990967041
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_wakeup.1132489895
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/35.pwrmgr_wakeup_reset.393063039
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_aborted_low_power.2856333278
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_disable_rom_integrity_check.1918010439
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_esc_clk_rst_malfunc.4033022348
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_escalation_timeout.1518721356
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_glitch.352142047
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_global_esc.3127359111
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_lowpower_invalid.1275668489
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_lowpower_wakeup_race.1367164925
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_reset.1141915445
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_reset_invalid.3911561798
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_sec_cm_ctrl_config_regwen.4044155670
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2108679717
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1317960214
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_sec_cm_rstmgr_intersig_mubi.154148268
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_smoke.1444575155
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_stress_all.3678597892
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_stress_all_with_rand_reset.3698795992
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_wakeup.2568469767
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/36.pwrmgr_wakeup_reset.3896939457
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_aborted_low_power.1722475906
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_disable_rom_integrity_check.3030200636
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_esc_clk_rst_malfunc.2824711029
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_escalation_timeout.1323244939
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_glitch.2877672854
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_global_esc.2612755889
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_lowpower_invalid.3345627235
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_lowpower_wakeup_race.4101513117
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_reset.169610962
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_reset_invalid.4031922021
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_sec_cm_ctrl_config_regwen.2616779489
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1967793503
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3408777113
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_sec_cm_rstmgr_intersig_mubi.65086782
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_smoke.4248134236
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_stress_all.3739703055
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_stress_all_with_rand_reset.1203861933
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_wakeup.3309625024
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/37.pwrmgr_wakeup_reset.3369214193
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_aborted_low_power.670167633
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_disable_rom_integrity_check.2196362312
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_esc_clk_rst_malfunc.2768178629
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_escalation_timeout.1455112822
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_glitch.1695502673
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_global_esc.2451668644
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_lowpower_invalid.1566301694
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_lowpower_wakeup_race.593410019
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_reset.4207858532
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_reset_invalid.655026246
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_sec_cm_ctrl_config_regwen.1561535542
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1242481775
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3710236598
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_sec_cm_rstmgr_intersig_mubi.716804817
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_smoke.671442156
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_stress_all.2513333639
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_stress_all_with_rand_reset.1727300894
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_wakeup.491916159
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/38.pwrmgr_wakeup_reset.1026725678
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_aborted_low_power.1397895644
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_disable_rom_integrity_check.919236082
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_esc_clk_rst_malfunc.3268132147
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_escalation_timeout.2205921155
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_glitch.1795225409
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_global_esc.1825289166
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_lowpower_invalid.2499243518
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_lowpower_wakeup_race.3781178813
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_reset.1667683349
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_reset_invalid.1963186647
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_sec_cm_ctrl_config_regwen.3030991188
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3772767425
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2349620807
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_sec_cm_rstmgr_intersig_mubi.1387373243
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_smoke.2523213216
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_stress_all.770174557
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_stress_all_with_rand_reset.4272267478
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_wakeup.1007484476
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/39.pwrmgr_wakeup_reset.786439975
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_disable_rom_integrity_check.3176411783
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_escalation_timeout.3793704490
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_glitch.3543862718
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_global_esc.4105673946
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_lowpower_invalid.77875135
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_lowpower_wakeup_race.1841555972
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_reset.4064956294
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_reset_invalid.958961876
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_sec_cm.2445242731
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_smoke.2327948457
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_stress_all_with_rand_reset.3086070479
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_wakeup.2617538078
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_aborted_low_power.4081583035
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_disable_rom_integrity_check.2109884396
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_esc_clk_rst_malfunc.531366266
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_escalation_timeout.2102590631
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_glitch.588001665
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_global_esc.2952945359
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_lowpower_invalid.1366153657
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_lowpower_wakeup_race.2937043694
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_reset.1469245187
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_reset_invalid.549626892
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_sec_cm_ctrl_config_regwen.655135315
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.440943161
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3681805813
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_sec_cm_rstmgr_intersig_mubi.4053863140
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_smoke.1763702726
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_stress_all.2600536637
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_stress_all_with_rand_reset.1300654150
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_wakeup.28148448
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/40.pwrmgr_wakeup_reset.3767965432
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_aborted_low_power.3452054274
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_disable_rom_integrity_check.1811605272
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_esc_clk_rst_malfunc.533615330
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_escalation_timeout.4153445886
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_glitch.1188560994
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_global_esc.1319979543
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_lowpower_invalid.31057691
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_lowpower_wakeup_race.3092110280
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_reset.79178664
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_reset_invalid.1718281074
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_sec_cm_ctrl_config_regwen.1588061008
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1373263149
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.986721536
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_sec_cm_rstmgr_intersig_mubi.3999145123
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_smoke.1502319649
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_stress_all.3939703149
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_stress_all_with_rand_reset.1955745008
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_wakeup.380287736
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/41.pwrmgr_wakeup_reset.2239401121
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_aborted_low_power.298317826
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_disable_rom_integrity_check.261481675
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_esc_clk_rst_malfunc.944341750
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_escalation_timeout.4291289284
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_glitch.1704935819
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_global_esc.1742988694
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_lowpower_invalid.4213787963
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_lowpower_wakeup_race.170223101
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_reset.266880001
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_reset_invalid.3954743274
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_sec_cm_ctrl_config_regwen.211773858
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1511563725
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.629116712
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_sec_cm_rstmgr_intersig_mubi.1792132514
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_smoke.956740327
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_stress_all.1083473151
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_stress_all_with_rand_reset.1411785363
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_wakeup.2007741491
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/42.pwrmgr_wakeup_reset.2184259555
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_aborted_low_power.3429802905
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_disable_rom_integrity_check.4002523199
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_esc_clk_rst_malfunc.638337980
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_escalation_timeout.29154050
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_glitch.402342703
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_global_esc.3971996479
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_lowpower_invalid.1958167220
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_lowpower_wakeup_race.3166190358
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_reset.3531894785
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_reset_invalid.3467108038
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_sec_cm_ctrl_config_regwen.4241049960
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4178222669
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2223185764
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_sec_cm_rstmgr_intersig_mubi.379602066
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_smoke.3949778047
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_stress_all.1886937721
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_stress_all_with_rand_reset.3415191445
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_wakeup.1810402969
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/43.pwrmgr_wakeup_reset.1422357346
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_aborted_low_power.3993256139
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_disable_rom_integrity_check.126728748
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_esc_clk_rst_malfunc.308388923
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_escalation_timeout.2340297752
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_glitch.2096449342
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_global_esc.672265088
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_lowpower_invalid.131273438
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_lowpower_wakeup_race.2652067616
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_reset.3941600883
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_reset_invalid.3527906666
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_sec_cm_ctrl_config_regwen.3966841976
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.258510736
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.987656180
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_sec_cm_rstmgr_intersig_mubi.78379486
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_smoke.820586623
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_stress_all.1271128511
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_stress_all_with_rand_reset.1993639941
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_wakeup.668193346
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/44.pwrmgr_wakeup_reset.1742631037
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_aborted_low_power.2087827493
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_disable_rom_integrity_check.2420276979
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_esc_clk_rst_malfunc.2984584055
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_escalation_timeout.5741716
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_glitch.3991679307
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_global_esc.1166554617
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_lowpower_invalid.3758250025
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_lowpower_wakeup_race.892167664
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_reset.405800861
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_reset_invalid.3460434364
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_sec_cm_ctrl_config_regwen.1883117791
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4137785631
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1364179230
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_sec_cm_rstmgr_intersig_mubi.2939356954
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_smoke.3808572991
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_stress_all.3030288545
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_stress_all_with_rand_reset.3283540668
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_wakeup.677265660
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/45.pwrmgr_wakeup_reset.2961182099
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_aborted_low_power.1297407338
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_disable_rom_integrity_check.4233525370
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_esc_clk_rst_malfunc.798898553
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_escalation_timeout.1458271298
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_glitch.1382607001
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_global_esc.142248921
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_lowpower_invalid.147548331
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_lowpower_wakeup_race.756458074
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_reset.3655706848
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_reset_invalid.1526308029
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_sec_cm_ctrl_config_regwen.1225234020
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3584157969
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3861489845
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_sec_cm_rstmgr_intersig_mubi.3946777537
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_smoke.3884309630
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_stress_all.1820163844
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_stress_all_with_rand_reset.2606909706
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_wakeup.1065696845
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/46.pwrmgr_wakeup_reset.2305055237
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_aborted_low_power.205392853
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_disable_rom_integrity_check.131441555
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_esc_clk_rst_malfunc.3028511412
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_escalation_timeout.1835484128
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_glitch.4206011291
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_global_esc.76475867
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_lowpower_invalid.3282374317
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_lowpower_wakeup_race.2501600245
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_reset.2923522179
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_reset_invalid.408634982
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_sec_cm_ctrl_config_regwen.606858357
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1549397926
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1326842388
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_sec_cm_rstmgr_intersig_mubi.503248333
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_smoke.3798243936
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_stress_all.1235097583
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_stress_all_with_rand_reset.35425023
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_wakeup.3411072836
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/47.pwrmgr_wakeup_reset.1314897409
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_aborted_low_power.2267863345
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_disable_rom_integrity_check.1233120768
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_esc_clk_rst_malfunc.1887853667
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_escalation_timeout.2628080916
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_glitch.398882830
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_global_esc.618638103
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_lowpower_invalid.256983114
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_lowpower_wakeup_race.1886490963
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_reset.1418582546
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_reset_invalid.1722959333
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_sec_cm_ctrl_config_regwen.621311275
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4179395937
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3276720919
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_sec_cm_rstmgr_intersig_mubi.1871150769
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_smoke.1774921954
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_stress_all.4052428848
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_stress_all_with_rand_reset.3324184445
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_wakeup.1653192673
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/48.pwrmgr_wakeup_reset.1836890253
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_aborted_low_power.2233958548
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_disable_rom_integrity_check.595387866
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_esc_clk_rst_malfunc.1160461882
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_escalation_timeout.3425212098
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_glitch.4255265095
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_global_esc.1195467816
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_lowpower_invalid.2154650633
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_lowpower_wakeup_race.2585936936
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_reset.1652327626
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_reset_invalid.1562275693
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_sec_cm_ctrl_config_regwen.2860525266
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2145107496
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2701754291
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_sec_cm_rstmgr_intersig_mubi.2538630158
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_smoke.1134469874
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_stress_all.1200549628
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_stress_all_with_rand_reset.599760094
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_wakeup.1380176603
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/49.pwrmgr_wakeup_reset.3028438541
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_aborted_low_power.2663550699
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_disable_rom_integrity_check.3129351545
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_esc_clk_rst_malfunc.807648275
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_escalation_timeout.3932219324
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_glitch.3272190575
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_global_esc.4035464381
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_lowpower_wakeup_race.119349174
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_reset.745373334
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_reset_invalid.1058949051
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_sec_cm_ctrl_config_regwen.1780773007
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2549082167
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3547772087
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_sec_cm_rstmgr_intersig_mubi.3144305614
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_smoke.1078733993
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_stress_all.2759317422
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_wakeup.2877338232
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_wakeup_reset.3731366059
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_aborted_low_power.2672828423
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_disable_rom_integrity_check.2428410814
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_esc_clk_rst_malfunc.2093874613
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_escalation_timeout.2463491003
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_glitch.3339506453
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_global_esc.2203516261
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_lowpower_wakeup_race.4202629694
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_reset.1644684741
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_reset_invalid.3899892208
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_sec_cm_ctrl_config_regwen.2532707712
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3765574940
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_sec_cm_rstmgr_intersig_mubi.3982126301
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_stress_all.507321110
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_stress_all_with_rand_reset.2174975677
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_wakeup.1064880942
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_wakeup_reset.1638780917
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_aborted_low_power.3224017482
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_disable_rom_integrity_check.1206044073
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_esc_clk_rst_malfunc.3319695470
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_escalation_timeout.1916027682
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_glitch.3906403890
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_global_esc.2747269682
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_lowpower_invalid.1756700244
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_lowpower_wakeup_race.1269177387
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_reset.355751785
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_reset_invalid.1064579550
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_sec_cm_ctrl_config_regwen.622421179
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1590729426
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3898075607
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_sec_cm_rstmgr_intersig_mubi.2317117111
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_smoke.938451325
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_stress_all.856305292
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_stress_all_with_rand_reset.1376043856
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_wakeup.690639411
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_wakeup_reset.1688107365
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_aborted_low_power.3184207108
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_disable_rom_integrity_check.2462628902
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_esc_clk_rst_malfunc.3466147149
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_escalation_timeout.1674720927
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_glitch.92715544
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_global_esc.2150584371
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_lowpower_invalid.67025151
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_lowpower_wakeup_race.3309243304
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_reset.3666770660
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_reset_invalid.3138221547
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_sec_cm_ctrl_config_regwen.143329567
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2144896672
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1728482756
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_sec_cm_rstmgr_intersig_mubi.2761594924
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_smoke.240906438
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_stress_all.3925933478
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_stress_all_with_rand_reset.2368086697
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_wakeup.2040957250
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_wakeup_reset.3271544202
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_aborted_low_power.2123889017
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_disable_rom_integrity_check.3272208452
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_esc_clk_rst_malfunc.3484359040
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_escalation_timeout.2558461231
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_glitch.1952952197
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_global_esc.3188299823
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_lowpower_invalid.2901385382
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_lowpower_wakeup_race.2543129487
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_reset.122684017
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_reset_invalid.769426032
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_sec_cm_ctrl_config_regwen.3784853684
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1288993901
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1620863404
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_sec_cm_rstmgr_intersig_mubi.1527364744
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_smoke.2531636185
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_stress_all.1823741574
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_stress_all_with_rand_reset.1153197129
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_wakeup.336077232
/workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_wakeup_reset.257755960



Total test records in report: 1107
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_smoke.1623156535 Sep 04 02:26:25 AM UTC 24 Sep 04 02:26:27 AM UTC 24 29686829 ps
T2 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_lowpower_wakeup_race.1628867176 Sep 04 02:26:27 AM UTC 24 Sep 04 02:26:28 AM UTC 24 31476022 ps
T3 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_reset.3841921288 Sep 04 02:26:26 AM UTC 24 Sep 04 02:26:29 AM UTC 24 83176796 ps
T4 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_wakeup.2257112966 Sep 04 02:26:27 AM UTC 24 Sep 04 02:26:29 AM UTC 24 177323818 ps
T5 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_aborted_low_power.2052479132 Sep 04 02:26:27 AM UTC 24 Sep 04 02:26:29 AM UTC 24 64147076 ps
T6 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_esc_clk_rst_malfunc.1393953193 Sep 04 02:26:27 AM UTC 24 Sep 04 02:26:29 AM UTC 24 55540659 ps
T7 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_sec_cm_rstmgr_intersig_mubi.2084290065 Sep 04 02:26:27 AM UTC 24 Sep 04 02:26:29 AM UTC 24 52521561 ps
T8 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_wakeup_reset.3458225267 Sep 04 02:26:27 AM UTC 24 Sep 04 02:26:29 AM UTC 24 163557128 ps
T9 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_stress_all.3189469244 Sep 04 02:26:38 AM UTC 24 Sep 04 02:26:46 AM UTC 24 1141293529 ps
T10 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_global_esc.2756606829 Sep 04 02:26:28 AM UTC 24 Sep 04 02:26:30 AM UTC 24 113461740 ps
T13 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_disable_rom_integrity_check.1139294278 Sep 04 02:26:28 AM UTC 24 Sep 04 02:26:30 AM UTC 24 72846078 ps
T36 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_sec_cm_ctrl_config_regwen.3983002005 Sep 04 02:26:28 AM UTC 24 Sep 04 02:26:30 AM UTC 24 291292309 ps
T39 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_lowpower_invalid.1666612745 Sep 04 02:26:28 AM UTC 24 Sep 04 02:26:30 AM UTC 24 51056187 ps
T15 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_glitch.1350040683 Sep 04 02:26:28 AM UTC 24 Sep 04 02:26:30 AM UTC 24 52444603 ps
T26 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_reset_invalid.3350134146 Sep 04 02:26:28 AM UTC 24 Sep 04 02:26:30 AM UTC 24 176472309 ps
T34 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3896178560 Sep 04 02:26:27 AM UTC 24 Sep 04 02:26:30 AM UTC 24 1069348863 ps
T11 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_escalation_timeout.3930191464 Sep 04 02:26:28 AM UTC 24 Sep 04 02:26:30 AM UTC 24 125061162 ps
T24 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2821404805 Sep 04 02:26:27 AM UTC 24 Sep 04 02:26:31 AM UTC 24 797176877 ps
T37 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_reset.1713384561 Sep 04 02:26:29 AM UTC 24 Sep 04 02:26:31 AM UTC 24 36799717 ps
T148 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_wakeup_reset.2400840505 Sep 04 02:26:30 AM UTC 24 Sep 04 02:26:31 AM UTC 24 86294000 ps
T72 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_smoke.3273787939 Sep 04 02:26:29 AM UTC 24 Sep 04 02:26:31 AM UTC 24 48390856 ps
T74 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_lowpower_wakeup_race.4241591569 Sep 04 02:26:29 AM UTC 24 Sep 04 02:26:31 AM UTC 24 175234353 ps
T149 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_sec_cm_rstmgr_intersig_mubi.2426670786 Sep 04 02:26:30 AM UTC 24 Sep 04 02:26:31 AM UTC 24 120887765 ps
T18 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_sec_cm.1743583899 Sep 04 02:26:29 AM UTC 24 Sep 04 02:26:32 AM UTC 24 356306854 ps
T14 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_aborted_low_power.212415254 Sep 04 02:26:30 AM UTC 24 Sep 04 02:26:32 AM UTC 24 139307046 ps
T29 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_wakeup.1294337670 Sep 04 02:26:30 AM UTC 24 Sep 04 02:26:32 AM UTC 24 260709120 ps
T12 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_esc_clk_rst_malfunc.1544811460 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 32247269 ps
T30 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_global_esc.3197586890 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 92578755 ps
T31 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_escalation_timeout.1327567663 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 384977780 ps
T16 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_glitch.3037632728 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 55933108 ps
T32 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_sec_cm_ctrl_config_regwen.3570197870 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 237655042 ps
T25 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_disable_rom_integrity_check.584944399 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 63367382 ps
T33 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_reset_invalid.317853480 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 244081798 ps
T43 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_lowpower_invalid.3263862502 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 52562386 ps
T73 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_smoke.3593569570 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 29401617 ps
T75 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_wakeup.1761952481 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 141468625 ps
T35 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2806225166 Sep 04 02:26:30 AM UTC 24 Sep 04 02:26:33 AM UTC 24 823101734 ps
T76 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_lowpower_wakeup_race.100926357 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:33 AM UTC 24 278981592 ps
T40 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_aborted_low_power.2548848439 Sep 04 02:26:32 AM UTC 24 Sep 04 02:26:33 AM UTC 24 80631963 ps
T157 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_wakeup_reset.3007579589 Sep 04 02:26:32 AM UTC 24 Sep 04 02:26:34 AM UTC 24 277225954 ps
T38 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_reset.1351921171 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:34 AM UTC 24 94358917 ps
T19 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_sec_cm.2979840701 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:34 AM UTC 24 341304312 ps
T177 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_stress_all.585972755 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:34 AM UTC 24 240134290 ps
T77 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_stress_all.261585697 Sep 04 02:26:29 AM UTC 24 Sep 04 02:26:34 AM UTC 24 1578934666 ps
T78 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4222525722 Sep 04 02:26:30 AM UTC 24 Sep 04 02:26:34 AM UTC 24 884179003 ps
T178 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_global_esc.3861872117 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 43285718 ps
T150 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_esc_clk_rst_malfunc.3319861505 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 32219499 ps
T179 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_glitch.3760948182 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 24829288 ps
T132 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3075052964 Sep 04 02:26:32 AM UTC 24 Sep 04 02:26:35 AM UTC 24 1813776616 ps
T180 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_sec_cm_rstmgr_intersig_mubi.1636409219 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 53524478 ps
T41 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_aborted_low_power.2663550699 Sep 04 02:26:40 AM UTC 24 Sep 04 02:26:44 AM UTC 24 59508590 ps
T44 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_lowpower_invalid.3589232383 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 143483165 ps
T152 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_disable_rom_integrity_check.167450855 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 94733133 ps
T141 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_escalation_timeout.310589138 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 727994131 ps
T59 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_sec_cm_ctrl_config_regwen.98978795 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 573823543 ps
T42 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_reset_invalid.2863278830 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 147702471 ps
T181 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_smoke.1828324233 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 31409931 ps
T182 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_reset.1325611536 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:35 AM UTC 24 35804446 ps
T20 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_sec_cm.2018197161 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:36 AM UTC 24 933634112 ps
T153 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2553372795 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:36 AM UTC 24 1355217287 ps
T183 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_wakeup.2008592329 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:38 AM UTC 24 256556511 ps
T184 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_stress_all.4135337738 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:38 AM UTC 24 5357228628 ps
T125 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_aborted_low_power.3346357342 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:38 AM UTC 24 36401022 ps
T185 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_lowpower_wakeup_race.475728544 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:38 AM UTC 24 263707350 ps
T186 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_wakeup_reset.1726941170 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:38 AM UTC 24 194539181 ps
T187 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.47898131 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:40 AM UTC 24 840101452 ps
T21 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/1.pwrmgr_stress_all_with_rand_reset.755150981 Sep 04 02:26:31 AM UTC 24 Sep 04 02:26:40 AM UTC 24 2732085618 ps
T22 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/0.pwrmgr_stress_all_with_rand_reset.1582795582 Sep 04 02:26:29 AM UTC 24 Sep 04 02:26:41 AM UTC 24 7906961060 ps
T82 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_sec_cm_rstmgr_intersig_mubi.3144305614 Sep 04 02:26:41 AM UTC 24 Sep 04 02:26:43 AM UTC 24 66320189 ps
T83 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_smoke.1078733993 Sep 04 02:26:38 AM UTC 24 Sep 04 02:26:43 AM UTC 24 33200267 ps
T84 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_lowpower_wakeup_race.119349174 Sep 04 02:26:38 AM UTC 24 Sep 04 02:26:43 AM UTC 24 615233008 ps
T85 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_reset.745373334 Sep 04 02:26:38 AM UTC 24 Sep 04 02:26:43 AM UTC 24 58559158 ps
T86 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_wakeup.2877338232 Sep 04 02:26:39 AM UTC 24 Sep 04 02:26:43 AM UTC 24 125632764 ps
T87 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_esc_clk_rst_malfunc.807648275 Sep 04 02:26:42 AM UTC 24 Sep 04 02:26:43 AM UTC 24 31178104 ps
T88 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_reset.4064956294 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:44 AM UTC 24 26133467 ps
T89 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_smoke.2327948457 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:44 AM UTC 24 29511804 ps
T188 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_wakeup_reset.3731366059 Sep 04 02:26:40 AM UTC 24 Sep 04 02:26:44 AM UTC 24 65560107 ps
T189 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_global_esc.962058981 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:45 AM UTC 24 40505435 ps
T158 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.754874486 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:45 AM UTC 24 2278176604 ps
T190 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_sec_cm_ctrl_config_regwen.3149833198 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:45 AM UTC 24 33418562 ps
T191 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_sec_cm_ctrl_config_regwen.1780773007 Sep 04 02:26:43 AM UTC 24 Sep 04 02:26:45 AM UTC 24 409838305 ps
T151 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_esc_clk_rst_malfunc.4247489618 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:45 AM UTC 24 29805148 ps
T192 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_sec_cm_rstmgr_intersig_mubi.2956667701 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:45 AM UTC 24 64724101 ps
T159 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2549082167 Sep 04 02:26:40 AM UTC 24 Sep 04 02:26:46 AM UTC 24 1166240688 ps
T193 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3547772087 Sep 04 02:26:41 AM UTC 24 Sep 04 02:26:46 AM UTC 24 817977306 ps
T194 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_reset.1644684741 Sep 04 02:26:46 AM UTC 24 Sep 04 02:26:48 AM UTC 24 55888022 ps
T195 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_wakeup.1064880942 Sep 04 02:26:46 AM UTC 24 Sep 04 02:26:48 AM UTC 24 262562852 ps
T97 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_aborted_low_power.2672828423 Sep 04 02:26:46 AM UTC 24 Sep 04 02:26:48 AM UTC 24 35534515 ps
T196 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_wakeup_reset.1638780917 Sep 04 02:26:46 AM UTC 24 Sep 04 02:26:48 AM UTC 24 184356598 ps
T197 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_lowpower_wakeup_race.4202629694 Sep 04 02:26:46 AM UTC 24 Sep 04 02:26:48 AM UTC 24 202528773 ps
T23 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/2.pwrmgr_stress_all_with_rand_reset.1537194599 Sep 04 02:26:33 AM UTC 24 Sep 04 02:26:49 AM UTC 24 4568716224 ps
T160 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3765574940 Sep 04 02:26:46 AM UTC 24 Sep 04 02:26:50 AM UTC 24 799861908 ps
T126 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_stress_all.2759317422 Sep 04 02:26:46 AM UTC 24 Sep 04 02:26:51 AM UTC 24 956124770 ps
T198 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_lowpower_wakeup_race.1841555972 Sep 04 02:26:37 AM UTC 24 Sep 04 02:26:53 AM UTC 24 46826559 ps
T199 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_wakeup.2617538078 Sep 04 02:26:37 AM UTC 24 Sep 04 02:26:53 AM UTC 24 111572527 ps
T127 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_stress_all_with_rand_reset.3086070479 Sep 04 02:26:38 AM UTC 24 Sep 04 02:26:54 AM UTC 24 9781246144 ps
T136 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_lowpower_invalid.1670952103 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:58 AM UTC 24 45156888 ps
T137 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_disable_rom_integrity_check.1645534353 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:58 AM UTC 24 68610873 ps
T17 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_glitch.4237014050 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:58 AM UTC 24 43238404 ps
T138 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_escalation_timeout.1771288089 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:58 AM UTC 24 397277140 ps
T139 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_reset_invalid.3913031573 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:58 AM UTC 24 114068732 ps
T27 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_sec_cm.4098351655 Sep 04 02:26:35 AM UTC 24 Sep 04 02:26:59 AM UTC 24 916648436 ps
T48 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_stress_all_with_rand_reset.3893273101 Sep 04 02:26:35 AM UTC 24 Sep 04 02:27:01 AM UTC 24 1464145828 ps
T98 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/3.pwrmgr_stress_all.4046819790 Sep 04 02:26:35 AM UTC 24 Sep 04 02:27:01 AM UTC 24 2581479585 ps
T140 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_reset.355751785 Sep 04 02:26:54 AM UTC 24 Sep 04 02:27:03 AM UTC 24 42822579 ps
T200 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_smoke.938451325 Sep 04 02:26:54 AM UTC 24 Sep 04 02:27:03 AM UTC 24 28086366 ps
T201 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_glitch.1952952197 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:18 AM UTC 24 45573947 ps
T202 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_glitch.3272190575 Sep 04 02:26:44 AM UTC 24 Sep 04 02:27:03 AM UTC 24 58748181 ps
T203 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_global_esc.4035464381 Sep 04 02:26:44 AM UTC 24 Sep 04 02:27:03 AM UTC 24 51081372 ps
T204 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_global_esc.2203516261 Sep 04 02:26:48 AM UTC 24 Sep 04 02:27:03 AM UTC 24 38582355 ps
T142 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_escalation_timeout.2463491003 Sep 04 02:26:48 AM UTC 24 Sep 04 02:27:03 AM UTC 24 547824049 ps
T154 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_disable_rom_integrity_check.3129351545 Sep 04 02:26:44 AM UTC 24 Sep 04 02:27:03 AM UTC 24 64595224 ps
T205 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_glitch.3339506453 Sep 04 02:26:48 AM UTC 24 Sep 04 02:27:03 AM UTC 24 62078916 ps
T206 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_reset_invalid.3899892208 Sep 04 02:26:48 AM UTC 24 Sep 04 02:27:03 AM UTC 24 166498305 ps
T207 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_sec_cm_ctrl_config_regwen.2532707712 Sep 04 02:26:48 AM UTC 24 Sep 04 02:27:03 AM UTC 24 145876411 ps
T155 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_disable_rom_integrity_check.2428410814 Sep 04 02:26:48 AM UTC 24 Sep 04 02:27:03 AM UTC 24 87855752 ps
T143 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_escalation_timeout.3932219324 Sep 04 02:26:44 AM UTC 24 Sep 04 02:27:03 AM UTC 24 209447914 ps
T208 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/5.pwrmgr_reset_invalid.1058949051 Sep 04 02:26:44 AM UTC 24 Sep 04 02:27:03 AM UTC 24 121383460 ps
T209 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_lowpower_wakeup_race.1269177387 Sep 04 02:26:54 AM UTC 24 Sep 04 02:27:03 AM UTC 24 278375213 ps
T210 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_lowpower_invalid.1756700244 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:07 AM UTC 24 44395974 ps
T211 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_smoke.240906438 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:07 AM UTC 24 29174563 ps
T212 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_reset.3666770660 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:08 AM UTC 24 66267718 ps
T213 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_aborted_low_power.3184207108 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:08 AM UTC 24 88134330 ps
T214 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_lowpower_wakeup_race.3309243304 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:08 AM UTC 24 69440356 ps
T215 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_wakeup_reset.3271544202 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:08 AM UTC 24 106596152 ps
T216 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_wakeup.2040957250 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:08 AM UTC 24 221589964 ps
T217 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_stress_all.856305292 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:10 AM UTC 24 2383289546 ps
T218 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_smoke.2531636185 Sep 04 02:27:11 AM UTC 24 Sep 04 02:27:12 AM UTC 24 27089879 ps
T219 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_reset.122684017 Sep 04 02:27:11 AM UTC 24 Sep 04 02:27:13 AM UTC 24 67456012 ps
T220 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_lowpower_wakeup_race.2543129487 Sep 04 02:27:11 AM UTC 24 Sep 04 02:27:13 AM UTC 24 192967537 ps
T221 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_esc_clk_rst_malfunc.3466147149 Sep 04 02:27:08 AM UTC 24 Sep 04 02:27:13 AM UTC 24 31219713 ps
T222 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_global_esc.2150584371 Sep 04 02:27:09 AM UTC 24 Sep 04 02:27:13 AM UTC 24 54538440 ps
T223 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_glitch.3298113992 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:23 AM UTC 24 50499440 ps
T224 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_sec_cm_ctrl_config_regwen.143329567 Sep 04 02:27:08 AM UTC 24 Sep 04 02:27:13 AM UTC 24 204236790 ps
T225 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_reset_invalid.3138221547 Sep 04 02:27:09 AM UTC 24 Sep 04 02:27:13 AM UTC 24 144732697 ps
T226 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_glitch.92715544 Sep 04 02:27:09 AM UTC 24 Sep 04 02:27:13 AM UTC 24 50920257 ps
T156 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_disable_rom_integrity_check.2462628902 Sep 04 02:27:09 AM UTC 24 Sep 04 02:27:13 AM UTC 24 150999696 ps
T227 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_global_esc.2747269682 Sep 04 02:27:02 AM UTC 24 Sep 04 02:27:13 AM UTC 24 53376686 ps
T144 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_escalation_timeout.1674720927 Sep 04 02:27:09 AM UTC 24 Sep 04 02:27:13 AM UTC 24 109013479 ps
T228 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_glitch.3906403890 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:13 AM UTC 24 46111209 ps
T229 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_sec_cm_ctrl_config_regwen.622421179 Sep 04 02:27:01 AM UTC 24 Sep 04 02:27:13 AM UTC 24 82706333 ps
T171 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_disable_rom_integrity_check.1206044073 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:13 AM UTC 24 72100082 ps
T230 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_reset_invalid.1064579550 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:14 AM UTC 24 170292325 ps
T145 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_escalation_timeout.1916027682 Sep 04 02:27:02 AM UTC 24 Sep 04 02:27:14 AM UTC 24 384600914 ps
T231 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_aborted_low_power.3224017482 Sep 04 02:27:00 AM UTC 24 Sep 04 02:27:14 AM UTC 24 34284577 ps
T232 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_wakeup_reset.1688107365 Sep 04 02:26:59 AM UTC 24 Sep 04 02:27:15 AM UTC 24 281144043 ps
T233 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3898075607 Sep 04 02:27:00 AM UTC 24 Sep 04 02:27:16 AM UTC 24 1276544840 ps
T234 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1590729426 Sep 04 02:27:00 AM UTC 24 Sep 04 02:27:16 AM UTC 24 802985903 ps
T235 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_stress_all.507321110 Sep 04 02:26:52 AM UTC 24 Sep 04 02:27:16 AM UTC 24 968029852 ps
T99 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_stress_all.3925933478 Sep 04 02:27:11 AM UTC 24 Sep 04 02:27:17 AM UTC 24 2506214874 ps
T236 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_esc_clk_rst_malfunc.3319695470 Sep 04 02:27:00 AM UTC 24 Sep 04 02:27:18 AM UTC 24 29846880 ps
T237 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_sec_cm_rstmgr_intersig_mubi.2317117111 Sep 04 02:27:00 AM UTC 24 Sep 04 02:27:18 AM UTC 24 196469787 ps
T238 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_esc_clk_rst_malfunc.3484359040 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:18 AM UTC 24 31548311 ps
T239 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_global_esc.3188299823 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:18 AM UTC 24 47344812 ps
T240 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_sec_cm_rstmgr_intersig_mubi.1527364744 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:18 AM UTC 24 64278840 ps
T241 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_lowpower_invalid.67025151 Sep 04 02:27:10 AM UTC 24 Sep 04 02:27:18 AM UTC 24 84423928 ps
T242 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_lowpower_invalid.2901385382 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:18 AM UTC 24 57229503 ps
T243 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_sec_cm_ctrl_config_regwen.3784853684 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:18 AM UTC 24 204718225 ps
T244 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_sec_cm_rstmgr_intersig_mubi.2761594924 Sep 04 02:27:06 AM UTC 24 Sep 04 02:27:18 AM UTC 24 103919864 ps
T176 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_disable_rom_integrity_check.3272208452 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:18 AM UTC 24 326075648 ps
T146 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_escalation_timeout.2558461231 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:18 AM UTC 24 114013151 ps
T245 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_reset_invalid.769426032 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:18 AM UTC 24 115678998 ps
T49 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_stress_all_with_rand_reset.2174975677 Sep 04 02:26:51 AM UTC 24 Sep 04 02:27:19 AM UTC 24 2296264067 ps
T246 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1288993901 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:19 AM UTC 24 1188544863 ps
T128 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_stress_all_with_rand_reset.1376043856 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:19 AM UTC 24 39918716929 ps
T247 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1620863404 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:20 AM UTC 24 805241741 ps
T248 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2144896672 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:20 AM UTC 24 907445806 ps
T249 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1728482756 Sep 04 02:27:05 AM UTC 24 Sep 04 02:27:20 AM UTC 24 857811388 ps
T147 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_esc_clk_rst_malfunc.1880791859 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:22 AM UTC 24 36343551 ps
T250 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_global_esc.2948773641 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:22 AM UTC 24 46777203 ps
T251 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_sec_cm_ctrl_config_regwen.4206939277 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:23 AM UTC 24 58753369 ps
T100 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_aborted_low_power.4160383798 Sep 04 02:27:18 AM UTC 24 Sep 04 02:27:23 AM UTC 24 22469569 ps
T252 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_sec_cm_rstmgr_intersig_mubi.4082603514 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:23 AM UTC 24 53504272 ps
T170 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_disable_rom_integrity_check.846989303 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:23 AM UTC 24 51660012 ps
T253 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_wakeup.2288924887 Sep 04 02:27:18 AM UTC 24 Sep 04 02:27:23 AM UTC 24 289666575 ps
T254 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_escalation_timeout.2824358243 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:23 AM UTC 24 1873759083 ps
T255 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_lowpower_invalid.3792485999 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:23 AM UTC 24 59304639 ps
T256 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_wakeup_reset.3181467578 Sep 04 02:27:18 AM UTC 24 Sep 04 02:27:23 AM UTC 24 140017406 ps
T257 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_reset.1272061982 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:23 AM UTC 24 150543245 ps
T258 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_smoke.3804980163 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:23 AM UTC 24 29432872 ps
T259 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_reset_invalid.3176660458 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:23 AM UTC 24 156601228 ps
T260 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_lowpower_wakeup_race.190591912 Sep 04 02:27:21 AM UTC 24 Sep 04 02:27:23 AM UTC 24 171212178 ps
T261 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_wakeup_reset.1309380348 Sep 04 02:27:21 AM UTC 24 Sep 04 02:27:23 AM UTC 24 282823563 ps
T101 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_aborted_low_power.4264020350 Sep 04 02:27:21 AM UTC 24 Sep 04 02:27:23 AM UTC 24 67253319 ps
T262 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_wakeup.1035883718 Sep 04 02:27:21 AM UTC 24 Sep 04 02:27:23 AM UTC 24 260631826 ps
T129 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/8.pwrmgr_stress_all_with_rand_reset.2368086697 Sep 04 02:27:10 AM UTC 24 Sep 04 02:27:24 AM UTC 24 9737964054 ps
T263 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_stress_all.4229245596 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:26 AM UTC 24 2209732720 ps
T130 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_stress_all_with_rand_reset.2664887820 Sep 04 02:27:20 AM UTC 24 Sep 04 02:27:27 AM UTC 24 3118372319 ps
T264 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_wakeup.4220665113 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:28 AM UTC 24 69247380 ps
T265 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_smoke.2642831042 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:28 AM UTC 24 29621915 ps
T266 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_lowpower_invalid.2033446583 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:38 AM UTC 24 46040807 ps
T267 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_lowpower_invalid.1729927301 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:28 AM UTC 24 44534617 ps
T268 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_reset.2654854862 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:28 AM UTC 24 182924975 ps
T269 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_lowpower_wakeup_race.2499846615 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:28 AM UTC 24 174686994 ps
T270 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_smoke.1261731760 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:39 AM UTC 24 29177439 ps
T271 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_aborted_low_power.3695400319 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:28 AM UTC 24 34791371 ps
T102 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_aborted_low_power.2123889017 Sep 04 02:27:13 AM UTC 24 Sep 04 02:27:28 AM UTC 24 69710756 ps
T272 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_smoke.2227889976 Sep 04 02:27:16 AM UTC 24 Sep 04 02:27:28 AM UTC 24 32924018 ps
T273 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_wakeup_reset.3365697836 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:28 AM UTC 24 313896792 ps
T274 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_wakeup.336077232 Sep 04 02:27:13 AM UTC 24 Sep 04 02:27:28 AM UTC 24 426713520 ps
T275 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_reset.3085362057 Sep 04 02:27:16 AM UTC 24 Sep 04 02:27:28 AM UTC 24 53441379 ps
T276 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_wakeup_reset.257755960 Sep 04 02:27:13 AM UTC 24 Sep 04 02:27:28 AM UTC 24 249297552 ps
T277 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_sec_cm_rstmgr_intersig_mubi.3371914343 Sep 04 02:27:26 AM UTC 24 Sep 04 02:27:28 AM UTC 24 68551672 ps
T278 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/10.pwrmgr_lowpower_wakeup_race.1086825561 Sep 04 02:27:17 AM UTC 24 Sep 04 02:27:28 AM UTC 24 196223106 ps
T279 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_stress_all.3186308371 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:28 AM UTC 24 302000614 ps
T280 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.385578311 Sep 04 02:27:23 AM UTC 24 Sep 04 02:27:29 AM UTC 24 1251599943 ps
T281 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1343386288 Sep 04 02:27:23 AM UTC 24 Sep 04 02:27:29 AM UTC 24 929507216 ps
T282 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4142445245 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:29 AM UTC 24 960328921 ps
T283 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3779477381 Sep 04 02:27:26 AM UTC 24 Sep 04 02:27:30 AM UTC 24 1066230160 ps
T103 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/9.pwrmgr_stress_all.1823741574 Sep 04 02:27:15 AM UTC 24 Sep 04 02:27:31 AM UTC 24 2958394617 ps
T284 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_wakeup_reset.3603507274 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:33 AM UTC 24 35071560 ps
T285 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_aborted_low_power.906828853 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:33 AM UTC 24 77028783 ps
T286 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_esc_clk_rst_malfunc.4012628283 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:33 AM UTC 24 39706891 ps
T287 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_global_esc.255521546 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:33 AM UTC 24 87474516 ps
T288 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_rstmgr_intersig_mubi.599872316 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:33 AM UTC 24 167347131 ps
T289 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_wakeup.2859346764 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:33 AM UTC 24 328072785 ps
T290 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_glitch.3828654287 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:33 AM UTC 24 46454787 ps
T291 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_escalation_timeout.4183834870 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:33 AM UTC 24 110343632 ps
T292 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_ctrl_config_regwen.3216749897 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:33 AM UTC 24 318795593 ps
T293 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.179083986 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:35 AM UTC 24 750218366 ps
T294 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1824337372 Sep 04 02:27:31 AM UTC 24 Sep 04 02:27:35 AM UTC 24 950801308 ps
T131 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_stress_all_with_rand_reset.1744571426 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:38 AM UTC 24 5256551014 ps
T295 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_esc_clk_rst_malfunc.1491862622 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:38 AM UTC 24 29310735 ps
T296 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_global_esc.3762894463 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:38 AM UTC 24 81712609 ps
T297 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_reset_invalid.3982964775 Sep 04 02:27:25 AM UTC 24 Sep 04 02:27:38 AM UTC 24 97376086 ps
T298 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_glitch.16663371 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:38 AM UTC 24 39354385 ps
T299 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_sec_cm_ctrl_config_regwen.1841716828 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:38 AM UTC 24 162754691 ps
T300 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_wakeup_reset.751335101 Sep 04 02:27:35 AM UTC 24 Sep 04 02:27:38 AM UTC 24 122439489 ps
T301 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_escalation_timeout.2223507144 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:38 AM UTC 24 107883174 ps
T302 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_reset.2825612776 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:39 AM UTC 24 91737487 ps
T104 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_aborted_low_power.746736612 Sep 04 02:27:36 AM UTC 24 Sep 04 02:27:38 AM UTC 24 55417710 ps
T303 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_reset_invalid.2643708622 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:38 AM UTC 24 157831709 ps
T304 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_disable_rom_integrity_check.498466462 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:38 AM UTC 24 61980866 ps
T305 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_lowpower_wakeup_race.4138307741 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:39 AM UTC 24 174513892 ps
T105 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_stress_all.495699443 Sep 04 02:27:29 AM UTC 24 Sep 04 02:27:40 AM UTC 24 774305380 ps
T306 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3660347250 Sep 04 02:27:36 AM UTC 24 Sep 04 02:27:40 AM UTC 24 811303219 ps
T307 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_glitch.3543862718 Sep 04 02:26:37 AM UTC 24 Sep 04 02:27:42 AM UTC 24 47083432 ps
T308 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/6.pwrmgr_esc_clk_rst_malfunc.2093874613 Sep 04 02:26:47 AM UTC 24 Sep 04 02:27:42 AM UTC 24 40552640 ps
T174 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_disable_rom_integrity_check.3176411783 Sep 04 02:26:37 AM UTC 24 Sep 04 02:27:42 AM UTC 24 65711177 ps
T309 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_reset_invalid.958961876 Sep 04 02:26:37 AM UTC 24 Sep 04 02:27:43 AM UTC 24 156804362 ps
T310 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/4.pwrmgr_escalation_timeout.3793704490 Sep 04 02:26:37 AM UTC 24 Sep 04 02:27:43 AM UTC 24 432592133 ps
T311 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_smoke.2308187948 Sep 04 02:27:49 AM UTC 24 Sep 04 02:27:51 AM UTC 24 32205568 ps
T312 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/7.pwrmgr_wakeup.690639411 Sep 04 02:26:57 AM UTC 24 Sep 04 02:27:43 AM UTC 24 272064333 ps
T313 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_disable_rom_integrity_check.2077327275 Sep 04 02:27:40 AM UTC 24 Sep 04 02:27:43 AM UTC 24 87473071 ps
T314 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_lowpower_invalid.2823114428 Sep 04 02:27:40 AM UTC 24 Sep 04 02:27:43 AM UTC 24 80247516 ps
T315 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_smoke.2729495595 Sep 04 02:27:40 AM UTC 24 Sep 04 02:27:43 AM UTC 24 37710739 ps
T316 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_glitch.2044778626 Sep 04 02:27:40 AM UTC 24 Sep 04 02:27:43 AM UTC 24 47057635 ps
T317 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_reset_invalid.2098005409 Sep 04 02:27:40 AM UTC 24 Sep 04 02:27:43 AM UTC 24 162503607 ps
T318 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_esc_clk_rst_malfunc.1361577428 Sep 04 02:27:40 AM UTC 24 Sep 04 02:27:43 AM UTC 24 39054595 ps
T319 /workspaces/repo/scratch/os_regression_2024_09_03/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_stress_all.38533672 Sep 04 02:27:45 AM UTC 24 Sep 04 02:27:49 AM UTC 24 698348412 ps