Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : kmac_msgfifo
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_msgfifo.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_msgfifo 0.00 0.00 0.00 0.00



Module Instance : tb.dut.u_msgfifo

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00 0.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
1.74 0.00 0.00 8.70 0.00 0.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_msgfifo 0.00 0.00 0.00 0.00
u_packer 0.00 0.00 0.00 0.00


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : kmac_msgfifo
Line No.TotalCoveredPercent
TOTAL3400.00
CONT_ASSIGN138100.00
ALWAYS140300.00
CONT_ASSIGN171100.00
CONT_ASSIGN172100.00
CONT_ASSIGN174100.00
CONT_ASSIGN175100.00
CONT_ASSIGN176100.00
CONT_ASSIGN177100.00
CONT_ASSIGN179100.00
ALWAYS185300.00
ALWAYS1931600.00
CONT_ASSIGN238100.00
ALWAYS242300.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_msgfifo.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_msgfifo.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
138 0 1
140 0 1
141 0 1
142 0 1
171 0 1
172 0 1
174 0 1
175 0 1
176 0 1
177 0 1
179 0 1
185 0 1
186 0 1
188 0 1
193 0 1
195 0 1
197 0 1
199 0 1
200 0 1
202 0 1
207 0 1
208 0 1
210 0 1
215 0 1
216 0 1
218 0 1
220 0 1
225 0 1
226 0 1
228 0 1
238 0 1
242 0 1
249 0 1
250 unreachable
256 0 1
257 unreachable
==> MISSING_ELSE


FSM Coverage for Module : kmac_msgfifo
Summary for FSM :: flush_st
TotalCoveredPercent
States 4 0 0.00 (Not included in score)
Transitions 4 0 0.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: flush_st
statesLine No.CoveredTests
FlushClear 216 Not Covered
FlushFifo 208 Not Covered
FlushIdle 202 Not Covered
FlushPacker 200 Not Covered


transitionsLine No.CoveredTests
FlushClear->FlushIdle 226 Not Covered
FlushFifo->FlushClear 216 Not Covered
FlushIdle->FlushPacker 200 Not Covered
FlushPacker->FlushFifo 208 Not Covered



Branch Coverage for Module : kmac_msgfifo
Line No.TotalCoveredPercent
Branches 12 0 0.00
IF 185 2 0 0.00
CASE 197 9 0 0.00
IF 249 1 0 0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_msgfifo.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_msgfifo.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 185 if ((!rst_ni))

Branches:
-1-StatusTests
1 Not Covered
0 Not Covered


LineNo. Expression -1-: 197 case (flush_st) -2-: 199 if (process_i) -3-: 207 if (packer_flush_done) -4-: 215 if (fifo_empty_o) -5-: 225 if (prim_mubi_pkg::mubi4_test_true_strict(clear_i))

Branches:
-1--2--3--4--5-StatusTests
FlushIdle 1 - - - Not Covered
FlushIdle 0 - - - Not Covered
FlushPacker - 1 - - Not Covered
FlushPacker - 0 - - Not Covered
FlushFifo - - 1 - Not Covered
FlushFifo - - 0 - Not Covered
FlushClear - - - 1 Not Covered
FlushClear - - - 0 Not Covered
default - - - - Not Covered


LineNo. Expression -1-: 249 if (packer_err) -2-: 256 if (fifo_err)

Branches:
-1--2-StatusTests
1 - Unreachable
0 1 Unreachable
0 0 Not Covered

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%