Testbench Group List
dashboard | hierarchy | modlist | groups | tests | asserts
Total Groups Coverage Summary 
COVEREDEXPECTEDSCORECOVEREDEXPECTEDINST SCOREWEIGHT
433 701 61.77 433 701 61.77 1


Total groups in report: 32
NAMECOVEREDEXPECTEDSCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSINGCOMMENT
kmac_env_pkg::app_cg_wrap::app_cfg_reg_cg 0 3 0.00 0.00 1 100 1 1 64 64
kmac_env_pkg::app_cg_wrap::app_cg 0 18 0.00 0.00 1 100 1 1 64 64
kmac_env_pkg::config_unmasked_cg 0 27 0.00 1 100 1 0 64 64
kmac_env_pkg::kmac_env_cov::entropy_timer_cg 0 26 0.00 1 100 1 0 64 64
kmac_env_pkg::kmac_env_cov::error_cg 0 29 0.00 1 100 1 0 64 64
kmac_env_pkg::kmac_env_cov::msg_len_cg 0 15 0.00 1 100 1 0 64 64
kmac_env_pkg::kmac_env_cov::msgfifo_level_cg 0 20 0.00 1 100 1 0 64 64
kmac_env_pkg::kmac_env_cov::msgfifo_write_mask_cg 0 4 0.00 1 100 1 0 64 64
kmac_env_pkg::kmac_env_cov::output_digest_len_cg 0 14 0.00 1 100 1 0 64 64
kmac_env_pkg::kmac_env_cov::prefix_range_cg 0 3 0.00 1 100 1 0 64 64
kmac_env_pkg::kmac_env_cov::sha3_status_cg 0 6 0.00 1 100 1 0 64 64
kmac_env_pkg::kmac_env_cov::sideload_cg 0 10 0.00 1 100 1 0 64 64
kmac_env_pkg::kmac_env_cov::state_read_mask_cg 0 14 0.00 1 100 1 0 64 64
tb.dut.u_reg.u_prim_reg_we_check.u_prim_onehot_check.u_prim_onehot_check_if::prim_onehot_check_without_addr_fault_if_proxy::onehot_without_addr_fault_cg 0 2 0.00 0.00 1 100 1 1 64 64
push_pull_agent_pkg::req_ack_cg 0 3 0.00 0.00 1 100 1 1 64 64
push_pull_agent_pkg::valid_ready_cg 0 4 0.00 0.00 1 100 1 1 64 64
dv_base_reg_pkg::mubi_cov#(4,32'h00000006,32'h00000009)::mubi_cg 1 6 16.67 16.67 1 100 1 1 64 64
tb.dut.kmac_cov_if::cmd_process_cg 3 7 42.86 1 100 1 0 64 64
tl_agent_pkg::pending_req_on_rst_cg 1 2 50.00 50.00 1 100 1 1 64 64
cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2} 25 27 92.59 1 100 1 0 64 64
cip_base_pkg::tl_errors_cg_wrap::tl_errors_cg 14 15 93.33 93.33 1 100 1 1 64 64
alert_esc_agent_pkg::alert_handshake_complete_cg 3 3 100.00 100.00 1 100 1 1 64 64
cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=2} 19 19 100.00 1 100 1 0 64 64
cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2} 19 19 100.00 1 100 1 0 64 64
cip_base_pkg::resets_cg 4 4 100.00 100.00 1 100 1 1 64 64
cip_base_pkg::tl_intg_err_cg_wrap::tl_intg_err_cg 14 14 100.00 100.00 1 100 1 1 64 64
cip_base_pkg::tl_intg_err_mem_subword_cg_wrap::tl_intg_err_mem_subword_cg 24 24 100.00 100.00 1 100 1 1 64 64
dv_base_reg_pkg::dv_base_lockable_field_cov::regwen_val_when_new_value_written_cg 2 2 100.00 98.31 1 100 1 1 64 64
dv_base_reg_pkg::dv_base_shadowed_field_cov::shadow_field_errs_cg 2 2 100.00 100.00 1 100 1 1 64 64
dv_lib_pkg::bit_toggle_cg_wrap::bit_toggle_cg 4 4 100.00 100.00 1 100 1 1 64 64
tl_agent_pkg::max_outstanding_cg::SHAPE{max_outstanding=1} 1 1 100.00 100.00 1 100 1 1 64 64
tl_agent_pkg::tl_a_chan_cov_cg::SHAPE{(2 << ((valid_source_width - 1) - 1))=128} 137 137 100.00 100.00 1 100 1 1 64 64
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%