Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : dmi_cdc
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00

Source File(s) :
/workspace/default/sim-vcs/../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_cdc.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_dmi_jtag.i_dmi_cdc 0.00 0.00



Module Instance : tb.dut.u_dmi_jtag.i_dmi_cdc

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
0.00 0.00 u_dmi_jtag


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
i_cdc_req 0.00 0.00
i_cdc_resp 0.00 0.00
u_combined_rstn_sync 0.00 0.00
u_rst_mux 0.00 0.00

Toggle Coverage for Module : dmi_cdc
TotalCoveredPercent
Totals 25 0 0.00
Total Bits 430 0 0.00
Total Bits 0->1 215 0 0.00
Total Bits 1->0 215 0 0.00

Ports 25 0 0.00
Port Bits 430 0 0.00
Port Bits 0->1 215 0 0.00
Port Bits 1->0 215 0 0.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
testmode_i No No No INPUT
test_rst_ni No No No INPUT
tck_i No No No INPUT
trst_ni No No No INPUT
jtag_dmi_req_i.data[31:0] No No No INPUT
jtag_dmi_req_i.op[1:0] No No No INPUT
jtag_dmi_req_i.addr[31:0] No No No INPUT
jtag_dmi_ready_o No No No OUTPUT
jtag_dmi_valid_i No No No INPUT
jtag_dmi_cdc_clear_i No No No INPUT
jtag_dmi_resp_o.resp[1:0] No No No OUTPUT
jtag_dmi_resp_o.data[31:0] No No No OUTPUT
jtag_dmi_valid_o No No No OUTPUT
jtag_dmi_ready_i Unreachable Unreachable Unreachable INPUT
clk_i No No No INPUT
rst_ni No No No INPUT
core_dmi_rst_no No No No OUTPUT
core_dmi_req_o.data[31:0] No No No OUTPUT
core_dmi_req_o.op[1:0] No No No OUTPUT
core_dmi_req_o.addr[31:0] No No No OUTPUT
core_dmi_valid_o No No No OUTPUT
core_dmi_ready_i No No No INPUT
core_dmi_resp_i.resp[1:0] No No No INPUT
core_dmi_resp_i.data[31:0] No No No INPUT
core_dmi_ready_o No No No OUTPUT
core_dmi_valid_i No No No INPUT

Toggle Coverage for Instance : tb.dut.u_dmi_jtag.i_dmi_cdc
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%