Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
86.36 88.56 85.90 70.07 86.52 88.35 98.79


Total test records in report: 1927
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html
T1265 /workspace/coverage/cover_reg_top/1.xbar_random_large_delays.3453145886 Dec 24 02:09:43 PM PST 23 Dec 24 02:19:27 PM PST 23 50739818018 ps
T1266 /workspace/coverage/cover_reg_top/95.xbar_unmapped_addr.3363550835 Dec 24 02:16:38 PM PST 23 Dec 24 02:16:49 PM PST 23 18623287 ps
T1267 /workspace/coverage/cover_reg_top/96.xbar_random.3322864613 Dec 24 02:16:38 PM PST 23 Dec 24 02:17:53 PM PST 23 2004181068 ps
T1268 /workspace/coverage/cover_reg_top/78.xbar_smoke_slow_rsp.3455735738 Dec 24 02:15:40 PM PST 23 Dec 24 02:17:35 PM PST 23 6157171201 ps
T1269 /workspace/coverage/cover_reg_top/73.xbar_random.1882623171 Dec 24 02:15:11 PM PST 23 Dec 24 02:15:40 PM PST 23 711467788 ps
T1270 /workspace/coverage/cover_reg_top/33.xbar_random_large_delays.2092942872 Dec 24 02:12:01 PM PST 23 Dec 24 02:24:45 PM PST 23 67447631887 ps
T1271 /workspace/coverage/cover_reg_top/92.xbar_stress_all_with_reset_error.2571550411 Dec 24 02:16:20 PM PST 23 Dec 24 02:18:52 PM PST 23 465409435 ps
T1272 /workspace/coverage/cover_reg_top/25.xbar_same_source.4241233021 Dec 24 02:11:03 PM PST 23 Dec 24 02:11:38 PM PST 23 518739968 ps
T1273 /workspace/coverage/cover_reg_top/5.xbar_stress_all_with_rand_reset.3954961632 Dec 24 02:10:01 PM PST 23 Dec 24 02:10:23 PM PST 23 7421736 ps
T1274 /workspace/coverage/cover_reg_top/0.xbar_smoke_large_delays.4036460702 Dec 24 02:09:44 PM PST 23 Dec 24 02:11:40 PM PST 23 10479108718 ps
T1275 /workspace/coverage/cover_reg_top/55.xbar_random.2675501185 Dec 24 02:13:30 PM PST 23 Dec 24 02:14:03 PM PST 23 419721425 ps
T1276 /workspace/coverage/cover_reg_top/57.xbar_error_and_unmapped_addr.2990824800 Dec 24 02:13:43 PM PST 23 Dec 24 02:14:47 PM PST 23 1389912664 ps
T1277 /workspace/coverage/cover_reg_top/97.xbar_access_same_device_slow_rsp.3887384510 Dec 24 02:16:51 PM PST 23 Dec 24 02:59:55 PM PST 23 154560503389 ps
T1278 /workspace/coverage/cover_reg_top/7.xbar_stress_all_with_reset_error.2448460748 Dec 24 02:10:12 PM PST 23 Dec 24 02:12:28 PM PST 23 1810635056 ps
T1279 /workspace/coverage/cover_reg_top/83.xbar_unmapped_addr.485610988 Dec 24 02:16:04 PM PST 23 Dec 24 02:16:27 PM PST 23 485142813 ps
T1280 /workspace/coverage/cover_reg_top/60.xbar_stress_all_with_error.3043544175 Dec 24 02:13:45 PM PST 23 Dec 24 02:21:43 PM PST 23 13252426103 ps
T1281 /workspace/coverage/cover_reg_top/87.xbar_unmapped_addr.3117404459 Dec 24 02:16:09 PM PST 23 Dec 24 02:16:45 PM PST 23 326802547 ps
T1282 /workspace/coverage/cover_reg_top/19.xbar_stress_all_with_reset_error.3509033043 Dec 24 02:11:17 PM PST 23 Dec 24 02:15:43 PM PST 23 3444756943 ps
T1283 /workspace/coverage/cover_reg_top/23.xbar_random.1235348696 Dec 24 02:11:17 PM PST 23 Dec 24 02:11:55 PM PST 23 347122271 ps
T1284 /workspace/coverage/cover_reg_top/74.xbar_smoke_large_delays.2960732393 Dec 24 02:15:13 PM PST 23 Dec 24 02:16:42 PM PST 23 7754211473 ps
T1285 /workspace/coverage/cover_reg_top/89.xbar_smoke_slow_rsp.1034442222 Dec 24 02:16:07 PM PST 23 Dec 24 02:17:44 PM PST 23 5636368804 ps
T1286 /workspace/coverage/cover_reg_top/36.xbar_random_large_delays.3021833567 Dec 24 02:12:05 PM PST 23 Dec 24 02:31:33 PM PST 23 106864279713 ps
T1287 /workspace/coverage/cover_reg_top/17.xbar_stress_all_with_rand_reset.1115130548 Dec 24 02:11:14 PM PST 23 Dec 24 02:15:30 PM PST 23 1832446376 ps
T1288 /workspace/coverage/cover_reg_top/66.xbar_unmapped_addr.1523792966 Dec 24 02:14:29 PM PST 23 Dec 24 02:15:00 PM PST 23 735214941 ps
T1289 /workspace/coverage/cover_reg_top/36.xbar_unmapped_addr.3250980117 Dec 24 02:12:03 PM PST 23 Dec 24 02:12:51 PM PST 23 923841649 ps
T1290 /workspace/coverage/cover_reg_top/76.xbar_smoke_zero_delays.3988176028 Dec 24 02:15:07 PM PST 23 Dec 24 02:15:15 PM PST 23 60838961 ps
T1291 /workspace/coverage/cover_reg_top/5.xbar_random_large_delays.2048703291 Dec 24 02:09:58 PM PST 23 Dec 24 02:16:36 PM PST 23 34422010629 ps
T1292 /workspace/coverage/cover_reg_top/69.xbar_random_slow_rsp.3375790438 Dec 24 02:14:38 PM PST 23 Dec 24 02:31:28 PM PST 23 55667980028 ps
T1293 /workspace/coverage/cover_reg_top/40.xbar_access_same_device.1769099659 Dec 24 02:12:15 PM PST 23 Dec 24 02:12:53 PM PST 23 881292913 ps
T1294 /workspace/coverage/cover_reg_top/34.xbar_access_same_device_slow_rsp.1642028743 Dec 24 02:12:02 PM PST 23 Dec 24 02:29:35 PM PST 23 61783890634 ps
T1295 /workspace/coverage/cover_reg_top/74.xbar_random.1518328890 Dec 24 02:15:12 PM PST 23 Dec 24 02:15:29 PM PST 23 384204072 ps
T1296 /workspace/coverage/cover_reg_top/47.xbar_stress_all_with_rand_reset.3629618554 Dec 24 02:12:43 PM PST 23 Dec 24 02:23:34 PM PST 23 5959058126 ps
T1297 /workspace/coverage/cover_reg_top/37.xbar_smoke_slow_rsp.2890480675 Dec 24 02:12:10 PM PST 23 Dec 24 02:13:37 PM PST 23 4621660609 ps
T1298 /workspace/coverage/cover_reg_top/49.xbar_random_large_delays.3177590884 Dec 24 02:12:57 PM PST 23 Dec 24 02:28:57 PM PST 23 89967875074 ps
T1299 /workspace/coverage/cover_reg_top/88.xbar_unmapped_addr.3253736420 Dec 24 02:16:07 PM PST 23 Dec 24 02:16:45 PM PST 23 855228231 ps
T1300 /workspace/coverage/cover_reg_top/94.xbar_stress_all.1132306891 Dec 24 02:16:39 PM PST 23 Dec 24 02:22:56 PM PST 23 10189370952 ps
T1301 /workspace/coverage/cover_reg_top/46.xbar_random_large_delays.2011268341 Dec 24 02:12:43 PM PST 23 Dec 24 02:30:41 PM PST 23 98970640994 ps
T1302 /workspace/coverage/cover_reg_top/83.xbar_access_same_device.1128982471 Dec 24 02:15:46 PM PST 23 Dec 24 02:16:58 PM PST 23 1752125380 ps
T1303 /workspace/coverage/cover_reg_top/20.xbar_stress_all_with_rand_reset.959950582 Dec 24 02:10:47 PM PST 23 Dec 24 02:11:08 PM PST 23 61266435 ps
T1304 /workspace/coverage/cover_reg_top/30.xbar_random_zero_delays.2620503266 Dec 24 02:11:31 PM PST 23 Dec 24 02:12:06 PM PST 23 465597688 ps
T1305 /workspace/coverage/cover_reg_top/12.xbar_smoke_slow_rsp.1054139994 Dec 24 02:10:20 PM PST 23 Dec 24 02:11:23 PM PST 23 3998936866 ps
T1306 /workspace/coverage/cover_reg_top/46.xbar_random_slow_rsp.109522843 Dec 24 02:12:40 PM PST 23 Dec 24 02:16:49 PM PST 23 15536863218 ps
T1307 /workspace/coverage/cover_reg_top/80.xbar_unmapped_addr.1113057850 Dec 24 02:15:42 PM PST 23 Dec 24 02:16:07 PM PST 23 419752712 ps
T1308 /workspace/coverage/cover_reg_top/70.xbar_stress_all_with_reset_error.437386385 Dec 24 02:14:46 PM PST 23 Dec 24 02:20:58 PM PST 23 7154309541 ps
T1309 /workspace/coverage/cover_reg_top/20.xbar_smoke_large_delays.862285776 Dec 24 02:10:50 PM PST 23 Dec 24 02:12:08 PM PST 23 8097313760 ps
T1310 /workspace/coverage/cover_reg_top/14.xbar_access_same_device.376765977 Dec 24 02:11:04 PM PST 23 Dec 24 02:12:20 PM PST 23 1088939898 ps
T1311 /workspace/coverage/cover_reg_top/13.xbar_same_source.3233311402 Dec 24 02:10:15 PM PST 23 Dec 24 02:10:50 PM PST 23 1195325517 ps
T1312 /workspace/coverage/cover_reg_top/30.xbar_access_same_device.3303010221 Dec 24 02:11:24 PM PST 23 Dec 24 02:12:10 PM PST 23 648402542 ps
T1313 /workspace/coverage/cover_reg_top/68.xbar_smoke.2797934970 Dec 24 02:14:30 PM PST 23 Dec 24 02:14:41 PM PST 23 203078504 ps
T1314 /workspace/coverage/cover_reg_top/5.chip_csr_mem_rw_with_rand_reset.2167360469 Dec 24 02:09:58 PM PST 23 Dec 24 02:13:27 PM PST 23 4584902095 ps
T1315 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_rand_reset.3195325187 Dec 24 02:11:14 PM PST 23 Dec 24 02:22:04 PM PST 23 13985658647 ps
T1316 /workspace/coverage/cover_reg_top/59.xbar_unmapped_addr.2354831346 Dec 24 02:13:51 PM PST 23 Dec 24 02:14:10 PM PST 23 390095743 ps
T1317 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_rand_reset.62235450 Dec 24 02:13:47 PM PST 23 Dec 24 02:15:31 PM PST 23 961944942 ps
T1318 /workspace/coverage/cover_reg_top/73.xbar_smoke_zero_delays.885522845 Dec 24 02:15:17 PM PST 23 Dec 24 02:15:24 PM PST 23 49731601 ps
T1319 /workspace/coverage/cover_reg_top/46.xbar_stress_all_with_error.973188246 Dec 24 02:12:46 PM PST 23 Dec 24 02:18:05 PM PST 23 10115434949 ps
T1320 /workspace/coverage/cover_reg_top/67.xbar_same_source.625380502 Dec 24 02:14:34 PM PST 23 Dec 24 02:15:04 PM PST 23 1062065642 ps
T1321 /workspace/coverage/cover_reg_top/81.xbar_smoke_zero_delays.2170567619 Dec 24 02:15:43 PM PST 23 Dec 24 02:15:53 PM PST 23 49931443 ps
T1322 /workspace/coverage/cover_reg_top/20.xbar_access_same_device.1369890083 Dec 24 02:10:59 PM PST 23 Dec 24 02:11:50 PM PST 23 734518194 ps
T1323 /workspace/coverage/cover_reg_top/35.xbar_same_source.3463589752 Dec 24 02:12:01 PM PST 23 Dec 24 02:12:40 PM PST 23 1047304662 ps
T1324 /workspace/coverage/cover_reg_top/98.xbar_smoke_large_delays.655877354 Dec 24 02:16:56 PM PST 23 Dec 24 02:18:18 PM PST 23 6941738062 ps
T1325 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_reset_error.3761223142 Dec 24 02:13:43 PM PST 23 Dec 24 02:18:55 PM PST 23 5858363843 ps
T1326 /workspace/coverage/cover_reg_top/65.xbar_random_large_delays.1081445021 Dec 24 02:14:26 PM PST 23 Dec 24 02:32:49 PM PST 23 97779506595 ps
T1327 /workspace/coverage/cover_reg_top/82.xbar_smoke.568031726 Dec 24 02:15:42 PM PST 23 Dec 24 02:15:55 PM PST 23 210404167 ps
T1328 /workspace/coverage/cover_reg_top/42.xbar_access_same_device_slow_rsp.2356297964 Dec 24 02:12:40 PM PST 23 Dec 24 02:54:53 PM PST 23 152547747189 ps
T1329 /workspace/coverage/cover_reg_top/76.xbar_smoke.551959214 Dec 24 02:15:13 PM PST 23 Dec 24 02:15:21 PM PST 23 56305075 ps
T1330 /workspace/coverage/cover_reg_top/46.xbar_smoke.1541222101 Dec 24 02:12:41 PM PST 23 Dec 24 02:12:51 PM PST 23 44674906 ps
T1331 /workspace/coverage/cover_reg_top/1.xbar_smoke_slow_rsp.3770455524 Dec 24 02:09:42 PM PST 23 Dec 24 02:11:17 PM PST 23 5364087779 ps
T1332 /workspace/coverage/cover_reg_top/51.xbar_smoke_large_delays.3132640282 Dec 24 02:13:29 PM PST 23 Dec 24 02:14:47 PM PST 23 7029642583 ps
T1333 /workspace/coverage/cover_reg_top/87.xbar_random_zero_delays.3901091416 Dec 24 02:16:01 PM PST 23 Dec 24 02:16:27 PM PST 23 272032747 ps
T1334 /workspace/coverage/cover_reg_top/93.xbar_access_same_device.3645640871 Dec 24 02:16:38 PM PST 23 Dec 24 02:18:41 PM PST 23 2814418565 ps
T1335 /workspace/coverage/cover_reg_top/26.xbar_same_source.2935670434 Dec 24 02:11:12 PM PST 23 Dec 24 02:12:01 PM PST 23 1634430296 ps
T1336 /workspace/coverage/cover_reg_top/27.xbar_unmapped_addr.2576577941 Dec 24 02:11:14 PM PST 23 Dec 24 02:11:23 PM PST 23 25894983 ps
T1337 /workspace/coverage/cover_reg_top/30.xbar_stress_all.4088206688 Dec 24 02:11:25 PM PST 23 Dec 24 02:14:36 PM PST 23 2343358121 ps
T1338 /workspace/coverage/cover_reg_top/17.xbar_access_same_device.3285967668 Dec 24 02:11:14 PM PST 23 Dec 24 02:12:24 PM PST 23 764280066 ps
T1339 /workspace/coverage/cover_reg_top/72.xbar_smoke_slow_rsp.2682720238 Dec 24 02:14:57 PM PST 23 Dec 24 02:16:48 PM PST 23 5867381149 ps
T419 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_reset_error.1385675131 Dec 24 02:13:26 PM PST 23 Dec 24 02:19:35 PM PST 23 2955307243 ps
T1340 /workspace/coverage/cover_reg_top/14.xbar_smoke_slow_rsp.100287074 Dec 24 02:10:45 PM PST 23 Dec 24 02:12:39 PM PST 23 6463775991 ps
T1341 /workspace/coverage/cover_reg_top/79.xbar_stress_all_with_error.186333572 Dec 24 02:15:39 PM PST 23 Dec 24 02:16:27 PM PST 23 467562987 ps
T1342 /workspace/coverage/cover_reg_top/66.xbar_smoke.1869007171 Dec 24 02:14:28 PM PST 23 Dec 24 02:14:40 PM PST 23 259141470 ps
T1343 /workspace/coverage/cover_reg_top/69.xbar_access_same_device.2049505553 Dec 24 02:14:39 PM PST 23 Dec 24 02:15:45 PM PST 23 1615482750 ps
T1344 /workspace/coverage/cover_reg_top/91.xbar_stress_all_with_rand_reset.1771056547 Dec 24 02:16:20 PM PST 23 Dec 24 02:23:57 PM PST 23 3904507502 ps
T1345 /workspace/coverage/cover_reg_top/58.xbar_access_same_device.2713965651 Dec 24 02:13:37 PM PST 23 Dec 24 02:14:11 PM PST 23 704695697 ps
T1346 /workspace/coverage/cover_reg_top/38.xbar_smoke_zero_delays.3662651483 Dec 24 02:12:01 PM PST 23 Dec 24 02:12:13 PM PST 23 45299067 ps
T1347 /workspace/coverage/cover_reg_top/59.xbar_smoke.3967574988 Dec 24 02:13:38 PM PST 23 Dec 24 02:13:49 PM PST 23 214841401 ps
T1348 /workspace/coverage/cover_reg_top/47.xbar_random.30692434 Dec 24 02:12:49 PM PST 23 Dec 24 02:13:03 PM PST 23 101130920 ps
T1349 /workspace/coverage/cover_reg_top/91.xbar_stress_all.340129712 Dec 24 02:16:37 PM PST 23 Dec 24 02:19:02 PM PST 23 3554696277 ps
T1350 /workspace/coverage/cover_reg_top/49.xbar_smoke_zero_delays.1349742208 Dec 24 02:13:02 PM PST 23 Dec 24 02:13:11 PM PST 23 46609608 ps
T1351 /workspace/coverage/cover_reg_top/18.xbar_smoke_zero_delays.2004553441 Dec 24 02:11:26 PM PST 23 Dec 24 02:11:34 PM PST 23 46992769 ps
T1352 /workspace/coverage/cover_reg_top/67.xbar_access_same_device.1541405228 Dec 24 02:14:28 PM PST 23 Dec 24 02:15:01 PM PST 23 615411665 ps
T1353 /workspace/coverage/cover_reg_top/75.xbar_access_same_device.727637146 Dec 24 02:15:13 PM PST 23 Dec 24 02:15:50 PM PST 23 384172866 ps
T1354 /workspace/coverage/cover_reg_top/57.xbar_stress_all_with_rand_reset.527709512 Dec 24 02:13:38 PM PST 23 Dec 24 02:19:52 PM PST 23 2545739617 ps
T1355 /workspace/coverage/cover_reg_top/26.xbar_random.2687529575 Dec 24 02:11:10 PM PST 23 Dec 24 02:12:17 PM PST 23 1985306754 ps
T1356 /workspace/coverage/cover_reg_top/20.xbar_stress_all.1234101575 Dec 24 02:11:11 PM PST 23 Dec 24 02:11:29 PM PST 23 245198272 ps
T1357 /workspace/coverage/cover_reg_top/36.xbar_smoke.3886942776 Dec 24 02:12:09 PM PST 23 Dec 24 02:12:25 PM PST 23 57204319 ps
T1358 /workspace/coverage/cover_reg_top/19.xbar_same_source.2182294637 Dec 24 02:11:07 PM PST 23 Dec 24 02:11:38 PM PST 23 431401028 ps
T1359 /workspace/coverage/cover_reg_top/86.xbar_stress_all.2535497480 Dec 24 02:16:06 PM PST 23 Dec 24 02:19:29 PM PST 23 4913846661 ps
T1360 /workspace/coverage/cover_reg_top/46.xbar_error_random.1266411431 Dec 24 02:12:50 PM PST 23 Dec 24 02:13:03 PM PST 23 103749333 ps
T1361 /workspace/coverage/cover_reg_top/13.xbar_stress_all_with_rand_reset.2604448251 Dec 24 02:10:31 PM PST 23 Dec 24 02:27:36 PM PST 23 11319831607 ps
T346 /workspace/coverage/cover_reg_top/28.chip_tl_errors.3756413466 Dec 24 02:11:04 PM PST 23 Dec 24 02:14:21 PM PST 23 3521121397 ps
T37 /workspace/coverage/cover_reg_top/2.chip_prim_tl_access.141797100 Dec 24 02:09:46 PM PST 23 Dec 24 02:16:17 PM PST 23 7924209634 ps
T1362 /workspace/coverage/cover_reg_top/68.xbar_smoke_zero_delays.2972767202 Dec 24 02:14:32 PM PST 23 Dec 24 02:14:39 PM PST 23 44234784 ps
T1363 /workspace/coverage/cover_reg_top/9.xbar_random_zero_delays.2282065046 Dec 24 02:11:03 PM PST 23 Dec 24 02:11:27 PM PST 23 259329471 ps
T1364 /workspace/coverage/cover_reg_top/7.xbar_random_slow_rsp.4130702290 Dec 24 02:10:16 PM PST 23 Dec 24 02:26:33 PM PST 23 57847992783 ps
T1365 /workspace/coverage/cover_reg_top/82.xbar_smoke_zero_delays.3137566653 Dec 24 02:15:42 PM PST 23 Dec 24 02:15:53 PM PST 23 49235304 ps
T420 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_rand_reset.271932825 Dec 24 02:15:55 PM PST 23 Dec 24 02:26:49 PM PST 23 16963866031 ps
T1366 /workspace/coverage/cover_reg_top/28.xbar_unmapped_addr.4011299506 Dec 24 02:11:20 PM PST 23 Dec 24 02:12:02 PM PST 23 944413085 ps
T1367 /workspace/coverage/cover_reg_top/0.xbar_stress_all_with_reset_error.1009184234 Dec 24 02:09:44 PM PST 23 Dec 24 02:10:57 PM PST 23 180163465 ps
T1368 /workspace/coverage/cover_reg_top/44.xbar_stress_all.1875731846 Dec 24 02:12:41 PM PST 23 Dec 24 02:12:58 PM PST 23 128509188 ps
T1369 /workspace/coverage/cover_reg_top/17.xbar_smoke.714423797 Dec 24 02:11:06 PM PST 23 Dec 24 02:11:18 PM PST 23 234763073 ps
T1370 /workspace/coverage/cover_reg_top/4.xbar_error_random.482505676 Dec 24 02:09:52 PM PST 23 Dec 24 02:11:13 PM PST 23 2624676858 ps
T1371 /workspace/coverage/cover_reg_top/89.xbar_same_source.174169256 Dec 24 02:16:22 PM PST 23 Dec 24 02:16:33 PM PST 23 165768922 ps
T1372 /workspace/coverage/cover_reg_top/3.xbar_unmapped_addr.2750788786 Dec 24 02:09:54 PM PST 23 Dec 24 02:10:19 PM PST 23 191999021 ps
T1373 /workspace/coverage/cover_reg_top/44.xbar_unmapped_addr.606557520 Dec 24 02:12:43 PM PST 23 Dec 24 02:13:08 PM PST 23 391131142 ps
T1374 /workspace/coverage/cover_reg_top/55.xbar_random_large_delays.2216106993 Dec 24 02:13:36 PM PST 23 Dec 24 02:28:07 PM PST 23 84324247403 ps
T1375 /workspace/coverage/cover_reg_top/9.xbar_error_and_unmapped_addr.1029875096 Dec 24 02:11:21 PM PST 23 Dec 24 02:11:53 PM PST 23 277127126 ps
T1376 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_error.3670201549 Dec 24 02:13:22 PM PST 23 Dec 24 02:15:41 PM PST 23 3565933555 ps
T1377 /workspace/coverage/cover_reg_top/96.xbar_smoke_large_delays.4071981081 Dec 24 02:16:37 PM PST 23 Dec 24 02:18:15 PM PST 23 9016633455 ps
T348 /workspace/coverage/cover_reg_top/8.chip_tl_errors.1012022604 Dec 24 02:10:23 PM PST 23 Dec 24 02:16:54 PM PST 23 4322268428 ps
T1378 /workspace/coverage/cover_reg_top/49.xbar_smoke_large_delays.3685445129 Dec 24 02:12:57 PM PST 23 Dec 24 02:14:25 PM PST 23 7651900704 ps
T1379 /workspace/coverage/cover_reg_top/50.xbar_access_same_device_slow_rsp.2162747502 Dec 24 02:13:21 PM PST 23 Dec 24 02:50:38 PM PST 23 135636619932 ps
T1380 /workspace/coverage/cover_reg_top/45.xbar_random_large_delays.1911045151 Dec 24 02:12:42 PM PST 23 Dec 24 02:14:52 PM PST 23 11634015456 ps
T1381 /workspace/coverage/cover_reg_top/66.xbar_smoke_large_delays.2193878788 Dec 24 02:14:29 PM PST 23 Dec 24 02:16:03 PM PST 23 8508522194 ps
T1382 /workspace/coverage/cover_reg_top/44.xbar_smoke_zero_delays.1723106259 Dec 24 02:12:42 PM PST 23 Dec 24 02:12:53 PM PST 23 50275762 ps
T1383 /workspace/coverage/cover_reg_top/14.xbar_same_source.3457995973 Dec 24 02:11:14 PM PST 23 Dec 24 02:11:29 PM PST 23 134867865 ps
T1384 /workspace/coverage/cover_reg_top/53.xbar_random_zero_delays.2221708692 Dec 24 02:13:28 PM PST 23 Dec 24 02:13:47 PM PST 23 167346538 ps
T1385 /workspace/coverage/cover_reg_top/14.xbar_random.2135838865 Dec 24 02:10:46 PM PST 23 Dec 24 02:11:44 PM PST 23 1622095822 ps
T306 /workspace/coverage/cover_reg_top/52.xbar_stress_all_with_error.2566450849 Dec 24 02:13:27 PM PST 23 Dec 24 02:21:30 PM PST 23 14779095338 ps
T1386 /workspace/coverage/cover_reg_top/67.xbar_smoke_large_delays.2349092525 Dec 24 02:14:29 PM PST 23 Dec 24 02:15:45 PM PST 23 6303770909 ps
T1387 /workspace/coverage/cover_reg_top/17.chip_csr_rw.3918341200 Dec 24 02:11:05 PM PST 23 Dec 24 02:20:49 PM PST 23 5344212968 ps
T1388 /workspace/coverage/cover_reg_top/80.xbar_smoke_slow_rsp.568008316 Dec 24 02:15:42 PM PST 23 Dec 24 02:16:53 PM PST 23 3726005437 ps
T1389 /workspace/coverage/cover_reg_top/51.xbar_stress_all.1247930365 Dec 24 02:13:17 PM PST 23 Dec 24 02:13:56 PM PST 23 881046623 ps
T1390 /workspace/coverage/cover_reg_top/43.xbar_random_slow_rsp.309672853 Dec 24 02:12:42 PM PST 23 Dec 24 02:15:35 PM PST 23 10942632125 ps
T1391 /workspace/coverage/cover_reg_top/77.xbar_random_slow_rsp.73631253 Dec 24 02:15:26 PM PST 23 Dec 24 02:26:48 PM PST 23 38643709316 ps
T1392 /workspace/coverage/cover_reg_top/24.xbar_access_same_device_slow_rsp.1305628770 Dec 24 02:11:14 PM PST 23 Dec 24 02:38:20 PM PST 23 90613449665 ps
T1393 /workspace/coverage/cover_reg_top/43.xbar_stress_all_with_reset_error.2677879437 Dec 24 02:12:45 PM PST 23 Dec 24 02:20:26 PM PST 23 9045463061 ps
T1394 /workspace/coverage/cover_reg_top/79.xbar_error_random.2868778533 Dec 24 02:15:25 PM PST 23 Dec 24 02:16:59 PM PST 23 2662381073 ps
T1395 /workspace/coverage/cover_reg_top/13.xbar_access_same_device_slow_rsp.2300027861 Dec 24 02:10:21 PM PST 23 Dec 24 02:17:24 PM PST 23 25552626181 ps
T1396 /workspace/coverage/cover_reg_top/7.xbar_random.3050125830 Dec 24 02:10:11 PM PST 23 Dec 24 02:10:42 PM PST 23 310881376 ps
T1397 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_error.4214697271 Dec 24 02:12:48 PM PST 23 Dec 24 02:22:32 PM PST 23 15018110290 ps
T1398 /workspace/coverage/cover_reg_top/41.xbar_stress_all_with_reset_error.4060860391 Dec 24 02:12:41 PM PST 23 Dec 24 02:15:12 PM PST 23 1429425170 ps
T1399 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_rand_reset.2752361074 Dec 24 02:14:32 PM PST 23 Dec 24 02:20:51 PM PST 23 1896204626 ps
T1400 /workspace/coverage/cover_reg_top/62.xbar_unmapped_addr.3998963547 Dec 24 02:14:16 PM PST 23 Dec 24 02:14:36 PM PST 23 151390930 ps
T1401 /workspace/coverage/cover_reg_top/86.xbar_error_and_unmapped_addr.3939417073 Dec 24 02:16:09 PM PST 23 Dec 24 02:16:37 PM PST 23 264708786 ps
T1402 /workspace/coverage/cover_reg_top/80.xbar_access_same_device.1792277369 Dec 24 02:15:43 PM PST 23 Dec 24 02:16:10 PM PST 23 291615514 ps
T1403 /workspace/coverage/cover_reg_top/4.chip_csr_bit_bash.3618672636 Dec 24 02:09:57 PM PST 23 Dec 24 02:23:18 PM PST 23 9735622858 ps
T1404 /workspace/coverage/cover_reg_top/29.xbar_same_source.4180294422 Dec 24 02:11:31 PM PST 23 Dec 24 02:11:53 PM PST 23 685672988 ps
T1405 /workspace/coverage/cover_reg_top/85.xbar_error_random.650270720 Dec 24 02:15:55 PM PST 23 Dec 24 02:16:28 PM PST 23 831880872 ps
T1406 /workspace/coverage/cover_reg_top/5.xbar_stress_all.4232432215 Dec 24 02:10:01 PM PST 23 Dec 24 02:10:55 PM PST 23 613369025 ps
T1407 /workspace/coverage/cover_reg_top/74.xbar_access_same_device.1276307025 Dec 24 02:15:10 PM PST 23 Dec 24 02:15:21 PM PST 23 36223461 ps
T1408 /workspace/coverage/cover_reg_top/56.xbar_unmapped_addr.3795001181 Dec 24 02:13:39 PM PST 23 Dec 24 02:13:57 PM PST 23 344571918 ps
T1409 /workspace/coverage/cover_reg_top/27.xbar_error_random.1133774669 Dec 24 02:11:18 PM PST 23 Dec 24 02:11:31 PM PST 23 236590954 ps
T1410 /workspace/coverage/cover_reg_top/58.xbar_smoke_zero_delays.2268067723 Dec 24 02:13:39 PM PST 23 Dec 24 02:13:47 PM PST 23 40311752 ps
T1411 /workspace/coverage/cover_reg_top/43.xbar_stress_all.4241644788 Dec 24 02:12:42 PM PST 23 Dec 24 02:16:52 PM PST 23 6739507918 ps
T1412 /workspace/coverage/cover_reg_top/15.chip_csr_mem_rw_with_rand_reset.2136122100 Dec 24 02:10:43 PM PST 23 Dec 24 02:14:30 PM PST 23 3932398965 ps
T1413 /workspace/coverage/cover_reg_top/21.xbar_stress_all_with_error.1896504644 Dec 24 02:11:04 PM PST 23 Dec 24 02:14:22 PM PST 23 5450466705 ps
T1414 /workspace/coverage/cover_reg_top/69.xbar_random.3461863742 Dec 24 02:14:34 PM PST 23 Dec 24 02:15:41 PM PST 23 1846209265 ps
T1415 /workspace/coverage/cover_reg_top/25.xbar_stress_all_with_rand_reset.1506363063 Dec 24 02:11:21 PM PST 23 Dec 24 02:20:11 PM PST 23 5270272529 ps
T1416 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_reset_error.1877566596 Dec 24 02:16:53 PM PST 23 Dec 24 02:17:41 PM PST 23 194664965 ps
T1417 /workspace/coverage/cover_reg_top/22.xbar_same_source.4012778990 Dec 24 02:11:10 PM PST 23 Dec 24 02:11:34 PM PST 23 322585329 ps
T1418 /workspace/coverage/cover_reg_top/98.xbar_unmapped_addr.803636540 Dec 24 02:17:00 PM PST 23 Dec 24 02:17:21 PM PST 23 142095403 ps
T1419 /workspace/coverage/cover_reg_top/4.xbar_random.478122210 Dec 24 02:09:53 PM PST 23 Dec 24 02:10:31 PM PST 23 435067272 ps
T1420 /workspace/coverage/cover_reg_top/73.xbar_error_random.3134997109 Dec 24 02:15:10 PM PST 23 Dec 24 02:15:21 PM PST 23 106921815 ps
T1421 /workspace/coverage/cover_reg_top/87.xbar_random.4029727534 Dec 24 02:16:07 PM PST 23 Dec 24 02:17:27 PM PST 23 1946434101 ps
T1422 /workspace/coverage/cover_reg_top/19.xbar_error_random.4052374128 Dec 24 02:11:13 PM PST 23 Dec 24 02:11:50 PM PST 23 1091275875 ps
T1423 /workspace/coverage/cover_reg_top/53.xbar_smoke.2986351445 Dec 24 02:13:27 PM PST 23 Dec 24 02:13:35 PM PST 23 46103878 ps
T1424 /workspace/coverage/cover_reg_top/78.xbar_unmapped_addr.3620943288 Dec 24 02:15:24 PM PST 23 Dec 24 02:15:51 PM PST 23 597944291 ps
T1425 /workspace/coverage/cover_reg_top/34.xbar_unmapped_addr.2463027061 Dec 24 02:12:02 PM PST 23 Dec 24 02:12:34 PM PST 23 230854695 ps
T1426 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_reset_error.67962650 Dec 24 02:11:13 PM PST 23 Dec 24 02:27:42 PM PST 23 11451663251 ps
T1427 /workspace/coverage/cover_reg_top/60.xbar_random_large_delays.205123475 Dec 24 02:13:42 PM PST 23 Dec 24 02:14:45 PM PST 23 5647834371 ps
T1428 /workspace/coverage/cover_reg_top/55.xbar_access_same_device_slow_rsp.2323928628 Dec 24 02:13:32 PM PST 23 Dec 24 02:44:48 PM PST 23 106521843211 ps
T1429 /workspace/coverage/cover_reg_top/73.xbar_random_slow_rsp.4194268066 Dec 24 02:15:06 PM PST 23 Dec 24 02:17:03 PM PST 23 6909864316 ps
T1430 /workspace/coverage/cover_reg_top/43.xbar_access_same_device_slow_rsp.2863591001 Dec 24 02:12:43 PM PST 23 Dec 24 02:38:54 PM PST 23 91984299954 ps
T1431 /workspace/coverage/cover_reg_top/38.xbar_random_zero_delays.1726431006 Dec 24 02:12:10 PM PST 23 Dec 24 02:13:02 PM PST 23 528661380 ps
T1432 /workspace/coverage/cover_reg_top/61.xbar_random_slow_rsp.116015321 Dec 24 02:14:18 PM PST 23 Dec 24 02:25:34 PM PST 23 40004236088 ps
T1433 /workspace/coverage/cover_reg_top/36.xbar_access_same_device.1477601217 Dec 24 02:12:03 PM PST 23 Dec 24 02:13:22 PM PST 23 1035632270 ps
T1434 /workspace/coverage/cover_reg_top/40.xbar_error_random.1338901128 Dec 24 02:12:24 PM PST 23 Dec 24 02:13:04 PM PST 23 969111733 ps
T1435 /workspace/coverage/cover_reg_top/34.xbar_stress_all.2195798251 Dec 24 02:11:59 PM PST 23 Dec 24 02:17:32 PM PST 23 8804284175 ps
T1436 /workspace/coverage/cover_reg_top/0.chip_tl_errors.977246697 Dec 24 02:09:49 PM PST 23 Dec 24 02:12:31 PM PST 23 2855630696 ps
T1437 /workspace/coverage/cover_reg_top/91.xbar_error_random.1114009602 Dec 24 02:16:19 PM PST 23 Dec 24 02:17:10 PM PST 23 575543313 ps
T1438 /workspace/coverage/cover_reg_top/54.xbar_access_same_device.1504894386 Dec 24 02:13:29 PM PST 23 Dec 24 02:15:37 PM PST 23 3093036774 ps
T1439 /workspace/coverage/cover_reg_top/19.xbar_access_same_device_slow_rsp.4004070406 Dec 24 02:11:11 PM PST 23 Dec 24 02:40:56 PM PST 23 109712076580 ps
T1440 /workspace/coverage/cover_reg_top/82.xbar_error_random.3575571655 Dec 24 02:16:05 PM PST 23 Dec 24 02:17:29 PM PST 23 2396077121 ps
T1441 /workspace/coverage/cover_reg_top/98.xbar_random_large_delays.3368783025 Dec 24 02:16:53 PM PST 23 Dec 24 02:28:19 PM PST 23 64810151989 ps
T1442 /workspace/coverage/cover_reg_top/19.xbar_random_slow_rsp.2022881397 Dec 24 02:11:13 PM PST 23 Dec 24 02:26:58 PM PST 23 55072983209 ps
T1443 /workspace/coverage/cover_reg_top/1.chip_csr_aliasing.2662592145 Dec 24 02:09:51 PM PST 23 Dec 24 04:43:39 PM PST 23 68959900996 ps
T1444 /workspace/coverage/cover_reg_top/4.xbar_access_same_device_slow_rsp.3916750582 Dec 24 02:09:53 PM PST 23 Dec 24 02:14:47 PM PST 23 16994697430 ps
T1445 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_reset_error.3825525628 Dec 24 02:13:13 PM PST 23 Dec 24 02:16:01 PM PST 23 347388343 ps
T1446 /workspace/coverage/cover_reg_top/66.xbar_stress_all_with_rand_reset.1295396423 Dec 24 02:14:30 PM PST 23 Dec 24 02:23:04 PM PST 23 3392514224 ps
T1447 /workspace/coverage/cover_reg_top/40.xbar_unmapped_addr.2813587737 Dec 24 02:12:21 PM PST 23 Dec 24 02:13:07 PM PST 23 952325121 ps
T1448 /workspace/coverage/cover_reg_top/34.xbar_random_large_delays.1998879954 Dec 24 02:12:07 PM PST 23 Dec 24 02:28:13 PM PST 23 97681822772 ps
T1449 /workspace/coverage/cover_reg_top/36.xbar_error_and_unmapped_addr.4055777477 Dec 24 02:12:00 PM PST 23 Dec 24 02:12:28 PM PST 23 192776291 ps
T1450 /workspace/coverage/cover_reg_top/87.xbar_access_same_device_slow_rsp.1826976746 Dec 24 02:16:13 PM PST 23 Dec 24 02:31:16 PM PST 23 52089961078 ps
T1451 /workspace/coverage/cover_reg_top/35.xbar_smoke.163893150 Dec 24 02:12:01 PM PST 23 Dec 24 02:12:13 PM PST 23 48030635 ps
T1452 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_rand_reset.2661188993 Dec 24 02:12:05 PM PST 23 Dec 24 02:13:41 PM PST 23 140598783 ps
T1453 /workspace/coverage/cover_reg_top/62.xbar_random_slow_rsp.1707834963 Dec 24 02:14:11 PM PST 23 Dec 24 02:26:10 PM PST 23 38782272809 ps
T1454 /workspace/coverage/cover_reg_top/8.xbar_unmapped_addr.4283686855 Dec 24 02:10:33 PM PST 23 Dec 24 02:10:56 PM PST 23 516343186 ps
T1455 /workspace/coverage/cover_reg_top/21.xbar_unmapped_addr.2287657840 Dec 24 02:10:55 PM PST 23 Dec 24 02:11:10 PM PST 23 263431545 ps
T1456 /workspace/coverage/cover_reg_top/3.chip_csr_rw.2202379595 Dec 24 02:09:57 PM PST 23 Dec 24 02:16:33 PM PST 23 4088736898 ps
T1457 /workspace/coverage/cover_reg_top/2.xbar_random_large_delays.1097391885 Dec 24 02:09:52 PM PST 23 Dec 24 02:21:23 PM PST 23 62161952522 ps
T1458 /workspace/coverage/cover_reg_top/34.xbar_smoke_zero_delays.1899954435 Dec 24 02:12:00 PM PST 23 Dec 24 02:12:12 PM PST 23 45643299 ps
T1459 /workspace/coverage/cover_reg_top/0.xbar_random.242965228 Dec 24 02:09:46 PM PST 23 Dec 24 02:10:37 PM PST 23 1215455329 ps
T1460 /workspace/coverage/cover_reg_top/9.xbar_access_same_device.2525143875 Dec 24 02:11:14 PM PST 23 Dec 24 02:13:27 PM PST 23 3395474455 ps
T1461 /workspace/coverage/cover_reg_top/88.xbar_smoke_zero_delays.784124818 Dec 24 02:16:10 PM PST 23 Dec 24 02:16:17 PM PST 23 33778699 ps
T347 /workspace/coverage/cover_reg_top/26.chip_tl_errors.3859522606 Dec 24 02:11:12 PM PST 23 Dec 24 02:16:43 PM PST 23 4394982837 ps
T1462 /workspace/coverage/cover_reg_top/20.xbar_stress_all_with_error.4239746620 Dec 24 02:10:45 PM PST 23 Dec 24 02:13:05 PM PST 23 1827976987 ps
T1463 /workspace/coverage/cover_reg_top/22.xbar_random_large_delays.2674792811 Dec 24 02:10:53 PM PST 23 Dec 24 02:18:31 PM PST 23 44106683487 ps
T1464 /workspace/coverage/cover_reg_top/43.xbar_stress_all_with_rand_reset.3696396491 Dec 24 02:12:45 PM PST 23 Dec 24 02:13:28 PM PST 23 36166631 ps
T1465 /workspace/coverage/cover_reg_top/76.xbar_random_slow_rsp.2952965355 Dec 24 02:15:15 PM PST 23 Dec 24 02:33:29 PM PST 23 65817301719 ps
T1466 /workspace/coverage/cover_reg_top/52.xbar_same_source.1782324937 Dec 24 02:13:32 PM PST 23 Dec 24 02:14:15 PM PST 23 1572979139 ps
T1467 /workspace/coverage/cover_reg_top/52.xbar_unmapped_addr.1307931866 Dec 24 02:13:30 PM PST 23 Dec 24 02:13:43 PM PST 23 202452283 ps
T1468 /workspace/coverage/cover_reg_top/25.xbar_smoke_slow_rsp.3614755724 Dec 24 02:11:13 PM PST 23 Dec 24 02:12:41 PM PST 23 5538634854 ps
T1469 /workspace/coverage/cover_reg_top/67.xbar_error_random.24738409 Dec 24 02:14:28 PM PST 23 Dec 24 02:15:09 PM PST 23 567304577 ps
T1470 /workspace/coverage/cover_reg_top/82.xbar_stress_all_with_error.3776146459 Dec 24 02:16:04 PM PST 23 Dec 24 02:19:45 PM PST 23 7228282426 ps
T1471 /workspace/coverage/cover_reg_top/53.xbar_random_large_delays.338394710 Dec 24 02:13:32 PM PST 23 Dec 24 02:15:20 PM PST 23 9709890300 ps
T1472 /workspace/coverage/cover_reg_top/32.xbar_random_slow_rsp.2839488535 Dec 24 02:11:23 PM PST 23 Dec 24 02:18:43 PM PST 23 25203645367 ps
T1473 /workspace/coverage/cover_reg_top/80.xbar_smoke.3891972305 Dec 24 02:15:37 PM PST 23 Dec 24 02:15:50 PM PST 23 244657710 ps
T1474 /workspace/coverage/cover_reg_top/32.xbar_same_source.1799140091 Dec 24 02:12:02 PM PST 23 Dec 24 02:12:34 PM PST 23 353903386 ps
T1475 /workspace/coverage/cover_reg_top/2.xbar_access_same_device.3218874761 Dec 24 02:09:55 PM PST 23 Dec 24 02:11:16 PM PST 23 2105855559 ps
T1476 /workspace/coverage/cover_reg_top/57.xbar_stress_all.1468987320 Dec 24 02:13:38 PM PST 23 Dec 24 02:20:24 PM PST 23 10554254908 ps
T1477 /workspace/coverage/cover_reg_top/65.xbar_random_zero_delays.983745975 Dec 24 02:14:18 PM PST 23 Dec 24 02:15:12 PM PST 23 606719164 ps
T1478 /workspace/coverage/cover_reg_top/98.xbar_stress_all_with_reset_error.927367580 Dec 24 02:16:56 PM PST 23 Dec 24 02:22:54 PM PST 23 7857586523 ps
T1479 /workspace/coverage/cover_reg_top/1.chip_same_csr_outstanding.1378236977 Dec 24 02:09:39 PM PST 23 Dec 24 02:37:54 PM PST 23 15075241518 ps
T1480 /workspace/coverage/cover_reg_top/9.xbar_error_random.298614400 Dec 24 02:11:13 PM PST 23 Dec 24 02:11:30 PM PST 23 143123700 ps
T1481 /workspace/coverage/cover_reg_top/45.xbar_smoke_large_delays.84708693 Dec 24 02:12:40 PM PST 23 Dec 24 02:13:45 PM PST 23 5663743003 ps
T1482 /workspace/coverage/cover_reg_top/31.xbar_same_source.3802834564 Dec 24 02:11:19 PM PST 23 Dec 24 02:12:06 PM PST 23 1532783983 ps
T1483 /workspace/coverage/cover_reg_top/44.xbar_random_large_delays.2472144008 Dec 24 02:12:41 PM PST 23 Dec 24 02:28:39 PM PST 23 85939608770 ps
T1484 /workspace/coverage/cover_reg_top/69.xbar_random_large_delays.4018552205 Dec 24 02:14:38 PM PST 23 Dec 24 02:18:45 PM PST 23 22350764798 ps
T1485 /workspace/coverage/cover_reg_top/91.xbar_same_source.3958477168 Dec 24 02:16:28 PM PST 23 Dec 24 02:16:40 PM PST 23 146508331 ps
T349 /workspace/coverage/cover_reg_top/29.chip_tl_errors.609314718 Dec 24 02:11:19 PM PST 23 Dec 24 02:16:25 PM PST 23 3991068994 ps
T1486 /workspace/coverage/cover_reg_top/76.xbar_access_same_device_slow_rsp.3653199563 Dec 24 02:15:11 PM PST 23 Dec 24 02:44:34 PM PST 23 102234397783 ps
T1487 /workspace/coverage/cover_reg_top/0.xbar_smoke_zero_delays.3646688734 Dec 24 02:09:50 PM PST 23 Dec 24 02:09:58 PM PST 23 55109135 ps
T1488 /workspace/coverage/cover_reg_top/18.xbar_access_same_device.1191786407 Dec 24 02:10:37 PM PST 23 Dec 24 02:11:12 PM PST 23 774020522 ps
T1489 /workspace/coverage/cover_reg_top/47.xbar_same_source.1019380602 Dec 24 02:12:52 PM PST 23 Dec 24 02:13:23 PM PST 23 999021378 ps
T1490 /workspace/coverage/cover_reg_top/74.xbar_stress_all_with_error.656168541 Dec 24 02:15:13 PM PST 23 Dec 24 02:16:26 PM PST 23 2075332419 ps
T1491 /workspace/coverage/cover_reg_top/8.xbar_random_large_delays.4168961568 Dec 24 02:10:44 PM PST 23 Dec 24 02:12:40 PM PST 23 10451355259 ps
T1492 /workspace/coverage/cover_reg_top/96.xbar_unmapped_addr.925533552 Dec 24 02:16:37 PM PST 23 Dec 24 02:16:56 PM PST 23 91362150 ps
T1493 /workspace/coverage/cover_reg_top/8.xbar_error_and_unmapped_addr.1166018748 Dec 24 02:10:40 PM PST 23 Dec 24 02:10:50 PM PST 23 65909302 ps
T1494 /workspace/coverage/cover_reg_top/46.xbar_smoke_slow_rsp.2617867085 Dec 24 02:12:44 PM PST 23 Dec 24 02:14:12 PM PST 23 4659300494 ps
T1495 /workspace/coverage/cover_reg_top/25.xbar_smoke_zero_delays.1812382009 Dec 24 02:11:15 PM PST 23 Dec 24 02:11:24 PM PST 23 46282631 ps
T1496 /workspace/coverage/cover_reg_top/40.xbar_stress_all_with_rand_reset.219291427 Dec 24 02:12:41 PM PST 23 Dec 24 02:20:42 PM PST 23 7785837590 ps
T1497 /workspace/coverage/cover_reg_top/16.xbar_stress_all_with_error.1961293545 Dec 24 02:10:50 PM PST 23 Dec 24 02:15:57 PM PST 23 8953291255 ps
T1498 /workspace/coverage/cover_reg_top/41.xbar_error_random.696786434 Dec 24 02:12:20 PM PST 23 Dec 24 02:13:37 PM PST 23 2048812567 ps
T1499 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_reset_error.3366844261 Dec 24 02:16:06 PM PST 23 Dec 24 02:18:39 PM PST 23 4295667802 ps
T1500 /workspace/coverage/cover_reg_top/0.chip_csr_bit_bash.2302791461 Dec 24 02:09:42 PM PST 23 Dec 24 03:29:24 PM PST 23 56864066173 ps
T1501 /workspace/coverage/cover_reg_top/10.xbar_smoke_zero_delays.1112377345 Dec 24 02:10:13 PM PST 23 Dec 24 02:10:19 PM PST 23 42270803 ps
T1502 /workspace/coverage/cover_reg_top/45.xbar_random_slow_rsp.510295794 Dec 24 02:12:44 PM PST 23 Dec 24 02:27:18 PM PST 23 50350777784 ps
T1503 /workspace/coverage/cover_reg_top/18.xbar_smoke_slow_rsp.3883836811 Dec 24 02:11:31 PM PST 23 Dec 24 02:13:00 PM PST 23 5602570555 ps
T1504 /workspace/coverage/cover_reg_top/21.xbar_random.1407736445 Dec 24 02:10:46 PM PST 23 Dec 24 02:12:13 PM PST 23 2524720530 ps
T1505 /workspace/coverage/cover_reg_top/24.xbar_stress_all.2124611163 Dec 24 02:11:14 PM PST 23 Dec 24 02:12:44 PM PST 23 2511917922 ps
T1506 /workspace/coverage/cover_reg_top/18.chip_same_csr_outstanding.1928794715 Dec 24 02:11:05 PM PST 23 Dec 24 02:42:08 PM PST 23 14764825654 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%