Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
86.36 88.56 85.90 70.07 86.52 88.35 98.79


Total test records in report: 1927
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html
T1507 /workspace/coverage/cover_reg_top/12.xbar_random_slow_rsp.987235026 Dec 24 02:10:22 PM PST 23 Dec 24 02:18:11 PM PST 23 26536620284 ps
T1508 /workspace/coverage/cover_reg_top/39.xbar_unmapped_addr.79131239 Dec 24 02:12:21 PM PST 23 Dec 24 02:12:40 PM PST 23 85655913 ps
T1509 /workspace/coverage/cover_reg_top/6.xbar_random_slow_rsp.715449360 Dec 24 02:10:08 PM PST 23 Dec 24 02:28:59 PM PST 23 64725640319 ps
T1510 /workspace/coverage/cover_reg_top/72.xbar_smoke.1089831702 Dec 24 02:14:58 PM PST 23 Dec 24 02:15:08 PM PST 23 213888793 ps
T1511 /workspace/coverage/cover_reg_top/66.xbar_access_same_device_slow_rsp.1357464974 Dec 24 02:14:25 PM PST 23 Dec 24 02:42:33 PM PST 23 95963431072 ps
T1512 /workspace/coverage/cover_reg_top/37.xbar_stress_all.1441874904 Dec 24 02:12:03 PM PST 23 Dec 24 02:14:06 PM PST 23 3060426359 ps
T1513 /workspace/coverage/cover_reg_top/25.xbar_access_same_device_slow_rsp.1015681375 Dec 24 02:11:25 PM PST 23 Dec 24 02:27:40 PM PST 23 61730140469 ps
T1514 /workspace/coverage/cover_reg_top/59.xbar_error_random.532223236 Dec 24 02:13:46 PM PST 23 Dec 24 02:14:18 PM PST 23 387763687 ps
T1515 /workspace/coverage/cover_reg_top/92.xbar_stress_all.1987429599 Dec 24 02:16:20 PM PST 23 Dec 24 02:27:14 PM PST 23 17973902063 ps
T1516 /workspace/coverage/cover_reg_top/36.xbar_smoke_zero_delays.853563707 Dec 24 02:12:06 PM PST 23 Dec 24 02:12:19 PM PST 23 57350496 ps
T1517 /workspace/coverage/cover_reg_top/50.xbar_random_slow_rsp.2931607437 Dec 24 02:12:56 PM PST 23 Dec 24 02:28:09 PM PST 23 53004658451 ps
T1518 /workspace/coverage/cover_reg_top/53.xbar_access_same_device_slow_rsp.4281471765 Dec 24 02:13:30 PM PST 23 Dec 24 02:30:07 PM PST 23 61204643591 ps
T1519 /workspace/coverage/cover_reg_top/63.xbar_access_same_device_slow_rsp.2218286131 Dec 24 02:14:29 PM PST 23 Dec 24 02:21:54 PM PST 23 25021647159 ps
T1520 /workspace/coverage/cover_reg_top/30.xbar_random_large_delays.1660635913 Dec 24 02:11:17 PM PST 23 Dec 24 02:13:55 PM PST 23 14885527322 ps
T1521 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_rand_reset.607226017 Dec 24 02:15:11 PM PST 23 Dec 24 02:15:47 PM PST 23 128279871 ps
T1522 /workspace/coverage/cover_reg_top/76.xbar_error_and_unmapped_addr.812814096 Dec 24 02:15:25 PM PST 23 Dec 24 02:15:32 PM PST 23 67875348 ps
T1523 /workspace/coverage/cover_reg_top/10.xbar_smoke.3889601297 Dec 24 02:10:23 PM PST 23 Dec 24 02:10:30 PM PST 23 41688948 ps
T1524 /workspace/coverage/cover_reg_top/88.xbar_access_same_device_slow_rsp.2421588673 Dec 24 02:16:13 PM PST 23 Dec 24 02:41:35 PM PST 23 97245571001 ps
T1525 /workspace/coverage/cover_reg_top/3.xbar_smoke_zero_delays.2102820350 Dec 24 02:09:52 PM PST 23 Dec 24 02:09:59 PM PST 23 44586060 ps
T1526 /workspace/coverage/cover_reg_top/65.xbar_error_random.3033807902 Dec 24 02:14:26 PM PST 23 Dec 24 02:15:10 PM PST 23 604950693 ps
T1527 /workspace/coverage/cover_reg_top/61.xbar_error_and_unmapped_addr.3878713515 Dec 24 02:14:19 PM PST 23 Dec 24 02:14:48 PM PST 23 284628707 ps
T1528 /workspace/coverage/cover_reg_top/84.xbar_error_and_unmapped_addr.481964655 Dec 24 02:15:59 PM PST 23 Dec 24 02:16:20 PM PST 23 184296123 ps
T1529 /workspace/coverage/cover_reg_top/16.xbar_same_source.1093414118 Dec 24 02:10:28 PM PST 23 Dec 24 02:10:57 PM PST 23 910984560 ps
T1530 /workspace/coverage/cover_reg_top/64.xbar_unmapped_addr.3730184476 Dec 24 02:14:20 PM PST 23 Dec 24 02:14:31 PM PST 23 204158115 ps
T1531 /workspace/coverage/cover_reg_top/61.xbar_smoke_slow_rsp.518314273 Dec 24 02:13:51 PM PST 23 Dec 24 02:15:21 PM PST 23 5412386453 ps
T1532 /workspace/coverage/cover_reg_top/76.xbar_smoke_large_delays.1696737923 Dec 24 02:15:09 PM PST 23 Dec 24 02:16:39 PM PST 23 8515412720 ps
T1533 /workspace/coverage/cover_reg_top/85.xbar_smoke_zero_delays.4062889322 Dec 24 02:15:57 PM PST 23 Dec 24 02:16:06 PM PST 23 57896681 ps
T1534 /workspace/coverage/cover_reg_top/1.chip_csr_bit_bash.3200613423 Dec 24 02:09:42 PM PST 23 Dec 24 02:30:23 PM PST 23 10251544500 ps
T1535 /workspace/coverage/cover_reg_top/98.xbar_smoke_zero_delays.3478659223 Dec 24 02:16:56 PM PST 23 Dec 24 02:17:04 PM PST 23 39190543 ps
T1536 /workspace/coverage/cover_reg_top/84.xbar_random.2246568266 Dec 24 02:16:01 PM PST 23 Dec 24 02:16:22 PM PST 23 471291868 ps
T1537 /workspace/coverage/cover_reg_top/13.xbar_error_and_unmapped_addr.1716162478 Dec 24 02:10:23 PM PST 23 Dec 24 02:10:52 PM PST 23 271353376 ps
T1538 /workspace/coverage/cover_reg_top/64.xbar_random_large_delays.2445784403 Dec 24 02:14:32 PM PST 23 Dec 24 02:26:52 PM PST 23 73055281569 ps
T1539 /workspace/coverage/cover_reg_top/62.xbar_same_source.3867921991 Dec 24 02:14:25 PM PST 23 Dec 24 02:14:39 PM PST 23 314059398 ps
T1540 /workspace/coverage/cover_reg_top/48.xbar_unmapped_addr.3870125814 Dec 24 02:13:12 PM PST 23 Dec 24 02:14:10 PM PST 23 1371209717 ps
T1541 /workspace/coverage/cover_reg_top/95.xbar_stress_all_with_error.2304631504 Dec 24 02:16:41 PM PST 23 Dec 24 02:28:10 PM PST 23 19132177006 ps
T1542 /workspace/coverage/cover_reg_top/38.xbar_random_large_delays.1091046448 Dec 24 02:12:07 PM PST 23 Dec 24 02:29:50 PM PST 23 97230615521 ps
T1543 /workspace/coverage/cover_reg_top/48.xbar_smoke_large_delays.345084715 Dec 24 02:13:18 PM PST 23 Dec 24 02:14:26 PM PST 23 6095903795 ps
T1544 /workspace/coverage/cover_reg_top/63.xbar_stress_all.4075167687 Dec 24 02:14:32 PM PST 23 Dec 24 02:18:19 PM PST 23 2389386628 ps
T1545 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_reset_error.269577458 Dec 24 02:16:40 PM PST 23 Dec 24 02:17:07 PM PST 23 61890680 ps
T1546 /workspace/coverage/cover_reg_top/67.xbar_smoke.290904958 Dec 24 02:14:29 PM PST 23 Dec 24 02:14:40 PM PST 23 165455228 ps
T1547 /workspace/coverage/cover_reg_top/74.xbar_same_source.3371806663 Dec 24 02:15:14 PM PST 23 Dec 24 02:16:29 PM PST 23 2608888241 ps
T1548 /workspace/coverage/cover_reg_top/36.xbar_smoke_slow_rsp.1555234336 Dec 24 02:12:06 PM PST 23 Dec 24 02:13:56 PM PST 23 5961251840 ps
T1549 /workspace/coverage/cover_reg_top/50.xbar_random_large_delays.2433818784 Dec 24 02:12:57 PM PST 23 Dec 24 02:18:46 PM PST 23 32331630255 ps
T1550 /workspace/coverage/cover_reg_top/65.xbar_smoke_slow_rsp.1540031495 Dec 24 02:14:29 PM PST 23 Dec 24 02:16:02 PM PST 23 5249966560 ps
T1551 /workspace/coverage/cover_reg_top/13.xbar_smoke_zero_delays.2345562085 Dec 24 02:10:17 PM PST 23 Dec 24 02:10:24 PM PST 23 49592853 ps
T1552 /workspace/coverage/cover_reg_top/36.xbar_stress_all_with_rand_reset.1313090467 Dec 24 02:12:04 PM PST 23 Dec 24 02:13:09 PM PST 23 225404512 ps
T1553 /workspace/coverage/cover_reg_top/9.xbar_smoke_zero_delays.3825936814 Dec 24 02:11:14 PM PST 23 Dec 24 02:11:22 PM PST 23 38402731 ps
T1554 /workspace/coverage/cover_reg_top/27.xbar_smoke_zero_delays.2200279075 Dec 24 02:11:15 PM PST 23 Dec 24 02:11:26 PM PST 23 51275506 ps
T1555 /workspace/coverage/cover_reg_top/91.xbar_smoke.3423935285 Dec 24 02:16:21 PM PST 23 Dec 24 02:16:33 PM PST 23 212915681 ps
T1556 /workspace/coverage/cover_reg_top/32.xbar_stress_all_with_error.1060614832 Dec 24 02:11:46 PM PST 23 Dec 24 02:12:29 PM PST 23 426112948 ps
T1557 /workspace/coverage/cover_reg_top/27.xbar_access_same_device.3352245520 Dec 24 02:11:16 PM PST 23 Dec 24 02:11:43 PM PST 23 528057407 ps
T1558 /workspace/coverage/cover_reg_top/67.xbar_access_same_device_slow_rsp.1322388805 Dec 24 02:14:25 PM PST 23 Dec 24 02:37:20 PM PST 23 81697505801 ps
T1559 /workspace/coverage/cover_reg_top/9.xbar_stress_all_with_reset_error.2779369990 Dec 24 02:11:05 PM PST 23 Dec 24 02:12:52 PM PST 23 396662030 ps
T1560 /workspace/coverage/cover_reg_top/54.xbar_error_random.3188482285 Dec 24 02:13:34 PM PST 23 Dec 24 02:14:08 PM PST 23 457531116 ps
T1561 /workspace/coverage/cover_reg_top/2.xbar_error_and_unmapped_addr.3185772811 Dec 24 02:09:49 PM PST 23 Dec 24 02:10:30 PM PST 23 972679062 ps
T23 /workspace/coverage/cover_reg_top/2.chip_csr_hw_reset.2557880252 Dec 24 02:09:50 PM PST 23 Dec 24 02:16:19 PM PST 23 7872079612 ps
T1562 /workspace/coverage/cover_reg_top/5.xbar_random_slow_rsp.439404391 Dec 24 02:09:58 PM PST 23 Dec 24 02:28:01 PM PST 23 59821053680 ps
T1563 /workspace/coverage/cover_reg_top/58.xbar_random_zero_delays.3872505526 Dec 24 02:13:37 PM PST 23 Dec 24 02:14:26 PM PST 23 555007606 ps
T1564 /workspace/coverage/cover_reg_top/85.xbar_smoke_slow_rsp.451786953 Dec 24 02:16:02 PM PST 23 Dec 24 02:17:48 PM PST 23 5896423082 ps
T1565 /workspace/coverage/cover_reg_top/44.xbar_smoke.1016998956 Dec 24 02:12:41 PM PST 23 Dec 24 02:12:53 PM PST 23 122106268 ps
T1566 /workspace/coverage/cover_reg_top/57.xbar_stress_all_with_reset_error.1927517862 Dec 24 02:13:37 PM PST 23 Dec 24 02:14:36 PM PST 23 237567869 ps
T1567 /workspace/coverage/cover_reg_top/68.xbar_random.3920002113 Dec 24 02:14:32 PM PST 23 Dec 24 02:15:28 PM PST 23 1555891521 ps
T1568 /workspace/coverage/cover_reg_top/91.xbar_access_same_device_slow_rsp.1825874626 Dec 24 02:16:20 PM PST 23 Dec 24 02:38:32 PM PST 23 79401142632 ps
T1569 /workspace/coverage/cover_reg_top/40.xbar_same_source.115907266 Dec 24 02:12:40 PM PST 23 Dec 24 02:13:32 PM PST 23 1887125142 ps
T1570 /workspace/coverage/cover_reg_top/93.xbar_error_random.118357506 Dec 24 02:16:37 PM PST 23 Dec 24 02:16:52 PM PST 23 146797562 ps
T1571 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_reset_error.4097408237 Dec 24 02:13:30 PM PST 23 Dec 24 02:14:02 PM PST 23 191307724 ps
T1572 /workspace/coverage/cover_reg_top/28.xbar_same_source.2845080964 Dec 24 02:11:19 PM PST 23 Dec 24 02:12:03 PM PST 23 1505369709 ps
T1573 /workspace/coverage/cover_reg_top/96.xbar_error_random.1220832233 Dec 24 02:16:38 PM PST 23 Dec 24 02:16:52 PM PST 23 68430332 ps
T1574 /workspace/coverage/cover_reg_top/9.xbar_stress_all.517920425 Dec 24 02:11:27 PM PST 23 Dec 24 02:11:59 PM PST 23 295240345 ps
T1575 /workspace/coverage/cover_reg_top/55.xbar_stress_all.3675687157 Dec 24 02:13:29 PM PST 23 Dec 24 02:14:41 PM PST 23 2002788736 ps
T1576 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_reset_error.2970731936 Dec 24 02:12:09 PM PST 23 Dec 24 02:14:04 PM PST 23 284659151 ps
T1577 /workspace/coverage/cover_reg_top/86.xbar_smoke_zero_delays.3033333435 Dec 24 02:15:56 PM PST 23 Dec 24 02:16:05 PM PST 23 50405730 ps
T1578 /workspace/coverage/cover_reg_top/35.xbar_unmapped_addr.1856163254 Dec 24 02:12:07 PM PST 23 Dec 24 02:12:24 PM PST 23 190463502 ps
T1579 /workspace/coverage/cover_reg_top/9.xbar_access_same_device_slow_rsp.234337429 Dec 24 02:11:20 PM PST 23 Dec 24 02:24:30 PM PST 23 47775300359 ps
T1580 /workspace/coverage/cover_reg_top/37.xbar_unmapped_addr.1318948088 Dec 24 02:12:03 PM PST 23 Dec 24 02:12:51 PM PST 23 996473500 ps
T1581 /workspace/coverage/cover_reg_top/32.xbar_error_random.2323595388 Dec 24 02:11:59 PM PST 23 Dec 24 02:12:25 PM PST 23 261927682 ps
T1582 /workspace/coverage/cover_reg_top/45.xbar_stress_all.2892302621 Dec 24 02:12:44 PM PST 23 Dec 24 02:20:05 PM PST 23 12790981866 ps
T1583 /workspace/coverage/cover_reg_top/86.xbar_unmapped_addr.221269435 Dec 24 02:16:12 PM PST 23 Dec 24 02:16:57 PM PST 23 1023531006 ps
T1584 /workspace/coverage/cover_reg_top/9.xbar_smoke_large_delays.1377589373 Dec 24 02:11:12 PM PST 23 Dec 24 02:12:44 PM PST 23 9068806441 ps
T1585 /workspace/coverage/cover_reg_top/10.xbar_random.1848768419 Dec 24 02:10:11 PM PST 23 Dec 24 02:11:01 PM PST 23 529562045 ps
T1586 /workspace/coverage/cover_reg_top/13.xbar_smoke.2515998760 Dec 24 02:10:15 PM PST 23 Dec 24 02:10:21 PM PST 23 45584659 ps
T1587 /workspace/coverage/cover_reg_top/34.xbar_stress_all_with_error.1529730185 Dec 24 02:11:59 PM PST 23 Dec 24 02:17:45 PM PST 23 3803825570 ps
T1588 /workspace/coverage/cover_reg_top/14.chip_csr_mem_rw_with_rand_reset.526079040 Dec 24 02:11:07 PM PST 23 Dec 24 02:15:16 PM PST 23 5263529413 ps
T1589 /workspace/coverage/cover_reg_top/29.xbar_error_random.1572587515 Dec 24 02:11:25 PM PST 23 Dec 24 02:11:45 PM PST 23 229216396 ps
T1590 /workspace/coverage/cover_reg_top/56.xbar_stress_all_with_error.4294151348 Dec 24 02:13:39 PM PST 23 Dec 24 02:20:16 PM PST 23 12905186991 ps
T1591 /workspace/coverage/cover_reg_top/77.xbar_access_same_device_slow_rsp.3901402838 Dec 24 02:15:27 PM PST 23 Dec 24 02:41:57 PM PST 23 95517362364 ps
T1592 /workspace/coverage/cover_reg_top/87.xbar_random_large_delays.262976096 Dec 24 02:16:21 PM PST 23 Dec 24 02:28:34 PM PST 23 68699797161 ps
T1593 /workspace/coverage/cover_reg_top/33.xbar_unmapped_addr.950914355 Dec 24 02:12:00 PM PST 23 Dec 24 02:12:12 PM PST 23 19638279 ps
T1594 /workspace/coverage/cover_reg_top/23.xbar_unmapped_addr.3083342799 Dec 24 02:11:32 PM PST 23 Dec 24 02:11:44 PM PST 23 209485574 ps
T1595 /workspace/coverage/cover_reg_top/93.xbar_random_large_delays.3500597318 Dec 24 02:16:39 PM PST 23 Dec 24 02:25:24 PM PST 23 43973973029 ps
T1596 /workspace/coverage/cover_reg_top/81.xbar_random_zero_delays.2060892404 Dec 24 02:15:45 PM PST 23 Dec 24 02:16:32 PM PST 23 570272175 ps
T1597 /workspace/coverage/cover_reg_top/31.xbar_stress_all_with_error.1245984653 Dec 24 02:11:20 PM PST 23 Dec 24 02:18:18 PM PST 23 11980787096 ps
T1598 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_rand_reset.2148920324 Dec 24 02:09:53 PM PST 23 Dec 24 02:14:34 PM PST 23 2417860753 ps
T1599 /workspace/coverage/cover_reg_top/1.xbar_smoke_zero_delays.857375255 Dec 24 02:09:43 PM PST 23 Dec 24 02:09:50 PM PST 23 41442065 ps
T1600 /workspace/coverage/cover_reg_top/29.xbar_random_zero_delays.534811690 Dec 24 02:11:25 PM PST 23 Dec 24 02:11:58 PM PST 23 402114328 ps
T1601 /workspace/coverage/cover_reg_top/84.xbar_smoke_zero_delays.1436842983 Dec 24 02:15:46 PM PST 23 Dec 24 02:15:58 PM PST 23 41176890 ps
T1602 /workspace/coverage/cover_reg_top/94.xbar_same_source.1301000093 Dec 24 02:16:40 PM PST 23 Dec 24 02:17:51 PM PST 23 2245179318 ps
T1603 /workspace/coverage/cover_reg_top/8.xbar_random_zero_delays.1750636531 Dec 24 02:11:11 PM PST 23 Dec 24 02:11:18 PM PST 23 38743511 ps
T1604 /workspace/coverage/cover_reg_top/7.xbar_error_and_unmapped_addr.3996972927 Dec 24 02:10:00 PM PST 23 Dec 24 02:10:09 PM PST 23 37631514 ps
T1605 /workspace/coverage/cover_reg_top/50.xbar_error_random.1480970161 Dec 24 02:13:18 PM PST 23 Dec 24 02:13:34 PM PST 23 398881666 ps
T1606 /workspace/coverage/cover_reg_top/77.xbar_random_zero_delays.2728150761 Dec 24 02:15:27 PM PST 23 Dec 24 02:15:47 PM PST 23 219076330 ps
T1607 /workspace/coverage/cover_reg_top/21.xbar_error_random.2830189465 Dec 24 02:10:53 PM PST 23 Dec 24 02:11:02 PM PST 23 154590424 ps
T1608 /workspace/coverage/cover_reg_top/8.xbar_smoke_slow_rsp.1864001018 Dec 24 02:10:32 PM PST 23 Dec 24 02:11:57 PM PST 23 4630691615 ps
T1609 /workspace/coverage/cover_reg_top/81.xbar_random_large_delays.3318770261 Dec 24 02:15:42 PM PST 23 Dec 24 02:21:28 PM PST 23 29504358517 ps
T1610 /workspace/coverage/cover_reg_top/66.xbar_random_zero_delays.1840644221 Dec 24 02:14:27 PM PST 23 Dec 24 02:15:11 PM PST 23 508020005 ps
T1611 /workspace/coverage/cover_reg_top/36.xbar_random_slow_rsp.80751984 Dec 24 02:12:06 PM PST 23 Dec 24 02:26:21 PM PST 23 51921194077 ps
T1612 /workspace/coverage/cover_reg_top/95.xbar_stress_all.782399293 Dec 24 02:16:39 PM PST 23 Dec 24 02:24:32 PM PST 23 12910381383 ps
T1613 /workspace/coverage/cover_reg_top/17.xbar_unmapped_addr.3335053466 Dec 24 02:11:17 PM PST 23 Dec 24 02:11:50 PM PST 23 762601544 ps
T1614 /workspace/coverage/cover_reg_top/19.xbar_access_same_device.2383151260 Dec 24 02:11:07 PM PST 23 Dec 24 02:11:54 PM PST 23 655359300 ps
T1615 /workspace/coverage/cover_reg_top/5.xbar_access_same_device_slow_rsp.4034342161 Dec 24 02:09:53 PM PST 23 Dec 24 02:19:45 PM PST 23 34575628700 ps
T1616 /workspace/coverage/cover_reg_top/10.xbar_error_and_unmapped_addr.429255469 Dec 24 02:10:27 PM PST 23 Dec 24 02:11:14 PM PST 23 1177967370 ps
T1617 /workspace/coverage/cover_reg_top/4.chip_csr_mem_rw_with_rand_reset.2126239283 Dec 24 02:09:55 PM PST 23 Dec 24 02:15:40 PM PST 23 6174496690 ps
T1618 /workspace/coverage/cover_reg_top/68.xbar_smoke_large_delays.783400387 Dec 24 02:14:26 PM PST 23 Dec 24 02:16:03 PM PST 23 9878488380 ps
T1619 /workspace/coverage/cover_reg_top/37.xbar_stress_all_with_reset_error.3039179189 Dec 24 02:12:06 PM PST 23 Dec 24 02:12:27 PM PST 23 92036677 ps
T1620 /workspace/coverage/cover_reg_top/0.xbar_same_source.1622494465 Dec 24 02:09:41 PM PST 23 Dec 24 02:10:23 PM PST 23 542855729 ps
T1621 /workspace/coverage/cover_reg_top/23.xbar_smoke_slow_rsp.3015990927 Dec 24 02:11:13 PM PST 23 Dec 24 02:12:54 PM PST 23 6475410698 ps
T1622 /workspace/coverage/cover_reg_top/69.xbar_smoke.3334633497 Dec 24 02:14:35 PM PST 23 Dec 24 02:14:43 PM PST 23 43629741 ps
T1623 /workspace/coverage/cover_reg_top/57.xbar_random_zero_delays.2378859221 Dec 24 02:13:37 PM PST 23 Dec 24 02:13:48 PM PST 23 111860767 ps
T1624 /workspace/coverage/cover_reg_top/50.xbar_random_zero_delays.4079617758 Dec 24 02:13:00 PM PST 23 Dec 24 02:13:20 PM PST 23 196230722 ps
T1625 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_reset_error.1743867785 Dec 24 02:12:42 PM PST 23 Dec 24 02:16:32 PM PST 23 3131667815 ps
T1626 /workspace/coverage/cover_reg_top/84.xbar_random_zero_delays.3536914474 Dec 24 02:16:02 PM PST 23 Dec 24 02:16:48 PM PST 23 578223491 ps
T1627 /workspace/coverage/cover_reg_top/81.xbar_stress_all_with_rand_reset.3146174249 Dec 24 02:15:58 PM PST 23 Dec 24 02:17:30 PM PST 23 253278328 ps
T1628 /workspace/coverage/cover_reg_top/2.xbar_access_same_device_slow_rsp.3844930270 Dec 24 02:09:49 PM PST 23 Dec 24 02:11:37 PM PST 23 5764844428 ps
T1629 /workspace/coverage/cover_reg_top/9.xbar_unmapped_addr.1298565306 Dec 24 02:11:22 PM PST 23 Dec 24 02:11:49 PM PST 23 214421036 ps
T1630 /workspace/coverage/cover_reg_top/42.xbar_random_zero_delays.1575052516 Dec 24 02:12:22 PM PST 23 Dec 24 02:13:07 PM PST 23 454054407 ps
T1631 /workspace/coverage/cover_reg_top/1.xbar_error_and_unmapped_addr.3428385436 Dec 24 02:09:50 PM PST 23 Dec 24 02:10:18 PM PST 23 549182444 ps
T1632 /workspace/coverage/cover_reg_top/43.xbar_error_random.1843072442 Dec 24 02:12:45 PM PST 23 Dec 24 02:13:09 PM PST 23 200325171 ps
T1633 /workspace/coverage/cover_reg_top/31.xbar_smoke_large_delays.2847346114 Dec 24 02:11:20 PM PST 23 Dec 24 02:12:55 PM PST 23 8279955409 ps
T1634 /workspace/coverage/cover_reg_top/21.xbar_smoke_slow_rsp.3249816754 Dec 24 02:10:47 PM PST 23 Dec 24 02:11:56 PM PST 23 3861193663 ps
T1635 /workspace/coverage/cover_reg_top/53.xbar_smoke_large_delays.2628100140 Dec 24 02:13:36 PM PST 23 Dec 24 02:14:41 PM PST 23 6571234068 ps
T1636 /workspace/coverage/cover_reg_top/82.xbar_random_large_delays.699411262 Dec 24 02:15:56 PM PST 23 Dec 24 02:20:30 PM PST 23 26582936619 ps
T1637 /workspace/coverage/cover_reg_top/3.xbar_random_large_delays.2199908709 Dec 24 02:09:55 PM PST 23 Dec 24 02:11:47 PM PST 23 11740836481 ps
T1638 /workspace/coverage/cover_reg_top/73.xbar_stress_all.2262532713 Dec 24 02:15:10 PM PST 23 Dec 24 02:20:21 PM PST 23 8005367107 ps
T1639 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_error.2596925012 Dec 24 02:16:06 PM PST 23 Dec 24 02:17:32 PM PST 23 1197352434 ps
T1640 /workspace/coverage/cover_reg_top/23.xbar_random_large_delays.411543205 Dec 24 02:11:18 PM PST 23 Dec 24 02:19:47 PM PST 23 48010177275 ps
T1641 /workspace/coverage/cover_reg_top/46.xbar_random.4108398056 Dec 24 02:12:41 PM PST 23 Dec 24 02:13:13 PM PST 23 328364963 ps
T1642 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_error.589528097 Dec 24 02:09:49 PM PST 23 Dec 24 02:14:28 PM PST 23 7978334670 ps
T1643 /workspace/coverage/cover_reg_top/23.xbar_error_and_unmapped_addr.2432065055 Dec 24 02:11:16 PM PST 23 Dec 24 02:11:47 PM PST 23 685617753 ps
T1644 /workspace/coverage/cover_reg_top/27.xbar_random_large_delays.1392791169 Dec 24 02:11:14 PM PST 23 Dec 24 02:24:46 PM PST 23 73992555239 ps
T1645 /workspace/coverage/cover_reg_top/19.chip_csr_mem_rw_with_rand_reset.487985276 Dec 24 02:10:53 PM PST 23 Dec 24 02:15:07 PM PST 23 6611829490 ps
T1646 /workspace/coverage/cover_reg_top/95.xbar_smoke_large_delays.3486632382 Dec 24 02:16:40 PM PST 23 Dec 24 02:18:03 PM PST 23 7519408620 ps
T1647 /workspace/coverage/cover_reg_top/43.xbar_same_source.2258224390 Dec 24 02:12:45 PM PST 23 Dec 24 02:13:26 PM PST 23 543786880 ps
T1648 /workspace/coverage/cover_reg_top/71.xbar_smoke_zero_delays.3648497620 Dec 24 02:14:48 PM PST 23 Dec 24 02:14:54 PM PST 23 38239700 ps
T1649 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_rand_reset.2245081707 Dec 24 02:16:55 PM PST 23 Dec 24 02:19:41 PM PST 23 203660736 ps
T1650 /workspace/coverage/cover_reg_top/83.xbar_random_slow_rsp.678231781 Dec 24 02:15:46 PM PST 23 Dec 24 02:19:39 PM PST 23 13955522634 ps
T1651 /workspace/coverage/cover_reg_top/16.xbar_error_and_unmapped_addr.3537580912 Dec 24 02:10:41 PM PST 23 Dec 24 02:11:03 PM PST 23 164513331 ps
T1652 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_reset_error.3944534255 Dec 24 02:15:07 PM PST 23 Dec 24 02:19:38 PM PST 23 5873583264 ps
T1653 /workspace/coverage/cover_reg_top/22.xbar_unmapped_addr.484175917 Dec 24 02:11:15 PM PST 23 Dec 24 02:11:46 PM PST 23 236488217 ps
T1654 /workspace/coverage/cover_reg_top/95.xbar_same_source.3988710214 Dec 24 02:16:41 PM PST 23 Dec 24 02:17:09 PM PST 23 711601154 ps
T1655 /workspace/coverage/cover_reg_top/60.xbar_error_random.2305125934 Dec 24 02:13:47 PM PST 23 Dec 24 02:14:11 PM PST 23 293812320 ps
T1656 /workspace/coverage/cover_reg_top/37.xbar_random_slow_rsp.3183779218 Dec 24 02:12:03 PM PST 23 Dec 24 02:22:42 PM PST 23 39907751053 ps
T1657 /workspace/coverage/cover_reg_top/27.xbar_random_zero_delays.3104319798 Dec 24 02:11:05 PM PST 23 Dec 24 02:11:56 PM PST 23 541564637 ps
T1658 /workspace/coverage/cover_reg_top/16.xbar_random.3076382305 Dec 24 02:10:32 PM PST 23 Dec 24 02:10:56 PM PST 23 249904233 ps
T1659 /workspace/coverage/cover_reg_top/63.xbar_stress_all_with_reset_error.3998545790 Dec 24 02:14:32 PM PST 23 Dec 24 02:18:02 PM PST 23 420605693 ps
T1660 /workspace/coverage/cover_reg_top/36.xbar_random_zero_delays.2002760858 Dec 24 02:12:10 PM PST 23 Dec 24 02:12:47 PM PST 23 318042297 ps
T1661 /workspace/coverage/cover_reg_top/88.xbar_random.1727764761 Dec 24 02:16:13 PM PST 23 Dec 24 02:17:52 PM PST 23 2596861121 ps
T1662 /workspace/coverage/cover_reg_top/82.xbar_random_slow_rsp.1408607240 Dec 24 02:16:04 PM PST 23 Dec 24 02:22:13 PM PST 23 22718726855 ps
T1663 /workspace/coverage/cover_reg_top/18.xbar_random_zero_delays.3237077407 Dec 24 02:11:31 PM PST 23 Dec 24 02:11:51 PM PST 23 215238981 ps
T1664 /workspace/coverage/cover_reg_top/75.xbar_access_same_device_slow_rsp.2699231567 Dec 24 02:15:13 PM PST 23 Dec 24 02:37:15 PM PST 23 75058413859 ps
T1665 /workspace/coverage/cover_reg_top/1.xbar_random.569187225 Dec 24 02:09:48 PM PST 23 Dec 24 02:10:52 PM PST 23 1807515895 ps
T1666 /workspace/coverage/cover_reg_top/77.xbar_access_same_device.3157429370 Dec 24 02:15:27 PM PST 23 Dec 24 02:17:16 PM PST 23 2552052644 ps
T1667 /workspace/coverage/cover_reg_top/16.xbar_stress_all.1810927447 Dec 24 02:10:52 PM PST 23 Dec 24 02:14:46 PM PST 23 6572781679 ps
T1668 /workspace/coverage/cover_reg_top/12.xbar_random_large_delays.1310238948 Dec 24 02:10:33 PM PST 23 Dec 24 02:26:23 PM PST 23 82484380712 ps
T1669 /workspace/coverage/cover_reg_top/48.xbar_random_slow_rsp.2668368904 Dec 24 02:13:00 PM PST 23 Dec 24 02:15:17 PM PST 23 7092345480 ps
T1670 /workspace/coverage/cover_reg_top/42.xbar_random_large_delays.1231634345 Dec 24 02:12:24 PM PST 23 Dec 24 02:19:36 PM PST 23 39668542616 ps
T1671 /workspace/coverage/cover_reg_top/54.xbar_random_zero_delays.1888328245 Dec 24 02:13:30 PM PST 23 Dec 24 02:13:47 PM PST 23 147026065 ps
T1672 /workspace/coverage/cover_reg_top/59.xbar_smoke_large_delays.2318018429 Dec 24 02:13:44 PM PST 23 Dec 24 02:15:21 PM PST 23 9433441382 ps
T1673 /workspace/coverage/cover_reg_top/98.xbar_error_and_unmapped_addr.1301019070 Dec 24 02:16:56 PM PST 23 Dec 24 02:17:21 PM PST 23 206893960 ps
T1674 /workspace/coverage/cover_reg_top/11.xbar_smoke_large_delays.2760371987 Dec 24 02:10:17 PM PST 23 Dec 24 02:12:00 PM PST 23 9152182363 ps
T1675 /workspace/coverage/cover_reg_top/9.chip_tl_errors.2310752114 Dec 24 02:11:05 PM PST 23 Dec 24 02:14:31 PM PST 23 3788993224 ps
T1676 /workspace/coverage/cover_reg_top/14.xbar_smoke_large_delays.1451873285 Dec 24 02:11:09 PM PST 23 Dec 24 02:12:43 PM PST 23 9008864727 ps
T1677 /workspace/coverage/cover_reg_top/8.xbar_smoke.3325200457 Dec 24 02:10:38 PM PST 23 Dec 24 02:10:49 PM PST 23 236272731 ps
T1678 /workspace/coverage/cover_reg_top/64.xbar_stress_all_with_rand_reset.2963298825 Dec 24 02:14:30 PM PST 23 Dec 24 02:22:32 PM PST 23 8798820536 ps
T1679 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_error.613336954 Dec 24 02:11:25 PM PST 23 Dec 24 02:15:15 PM PST 23 6826380821 ps
T1680 /workspace/coverage/cover_reg_top/7.xbar_access_same_device_slow_rsp.1098823048 Dec 24 02:10:23 PM PST 23 Dec 24 02:35:06 PM PST 23 93368020660 ps
T1681 /workspace/coverage/cover_reg_top/5.xbar_smoke.3954047445 Dec 24 02:09:57 PM PST 23 Dec 24 02:10:06 PM PST 23 45376561 ps
T1682 /workspace/coverage/cover_reg_top/33.xbar_stress_all_with_reset_error.3248582572 Dec 24 02:12:02 PM PST 23 Dec 24 02:13:15 PM PST 23 217865490 ps
T1683 /workspace/coverage/cover_reg_top/21.xbar_stress_all.300573252 Dec 24 02:10:59 PM PST 23 Dec 24 02:19:13 PM PST 23 13305466710 ps
T1684 /workspace/coverage/cover_reg_top/75.xbar_random_large_delays.2598143315 Dec 24 02:14:57 PM PST 23 Dec 24 02:29:46 PM PST 23 73942602700 ps
T1685 /workspace/coverage/cover_reg_top/27.xbar_stress_all_with_reset_error.4157721377 Dec 24 02:11:09 PM PST 23 Dec 24 02:15:40 PM PST 23 2584868290 ps
T1686 /workspace/coverage/cover_reg_top/85.xbar_random_zero_delays.559450427 Dec 24 02:16:01 PM PST 23 Dec 24 02:16:48 PM PST 23 600591581 ps
T1687 /workspace/coverage/cover_reg_top/4.xbar_smoke.1560022270 Dec 24 02:09:53 PM PST 23 Dec 24 02:10:02 PM PST 23 52030146 ps
T1688 /workspace/coverage/cover_reg_top/77.xbar_smoke.1249573532 Dec 24 02:15:26 PM PST 23 Dec 24 02:15:37 PM PST 23 205729849 ps
T1689 /workspace/coverage/cover_reg_top/3.xbar_access_same_device.882008307 Dec 24 02:09:51 PM PST 23 Dec 24 02:10:00 PM PST 23 74794047 ps
T1690 /workspace/coverage/cover_reg_top/66.xbar_error_random.1776238096 Dec 24 02:14:29 PM PST 23 Dec 24 02:15:27 PM PST 23 1501081157 ps
T1691 /workspace/coverage/cover_reg_top/92.xbar_error_and_unmapped_addr.69225556 Dec 24 02:16:20 PM PST 23 Dec 24 02:16:56 PM PST 23 304640521 ps
T1692 /workspace/coverage/cover_reg_top/69.xbar_stress_all.223718690 Dec 24 02:14:37 PM PST 23 Dec 24 02:17:51 PM PST 23 4274784198 ps
T1693 /workspace/coverage/cover_reg_top/95.xbar_random_zero_delays.2276667918 Dec 24 02:16:40 PM PST 23 Dec 24 02:16:53 PM PST 23 69379384 ps
T1694 /workspace/coverage/cover_reg_top/12.xbar_access_same_device.2272081102 Dec 24 02:10:20 PM PST 23 Dec 24 02:10:46 PM PST 23 250509850 ps
T1695 /workspace/coverage/cover_reg_top/28.xbar_access_same_device.1340135012 Dec 24 02:11:18 PM PST 23 Dec 24 02:12:57 PM PST 23 2269730888 ps
T1696 /workspace/coverage/cover_reg_top/28.xbar_random.1627716079 Dec 24 02:11:18 PM PST 23 Dec 24 02:12:11 PM PST 23 625249204 ps
T1697 /workspace/coverage/cover_reg_top/78.xbar_stress_all.1957267340 Dec 24 02:15:39 PM PST 23 Dec 24 02:18:10 PM PST 23 4590110122 ps
T1698 /workspace/coverage/cover_reg_top/83.xbar_stress_all_with_error.2994065977 Dec 24 02:15:46 PM PST 23 Dec 24 02:21:53 PM PST 23 10622810629 ps
T1699 /workspace/coverage/cover_reg_top/18.xbar_random_large_delays.3196085791 Dec 24 02:11:31 PM PST 23 Dec 24 02:22:26 PM PST 23 65606693457 ps
T1700 /workspace/coverage/cover_reg_top/80.xbar_smoke_zero_delays.3530108207 Dec 24 02:15:27 PM PST 23 Dec 24 02:15:35 PM PST 23 46445707 ps
T1701 /workspace/coverage/cover_reg_top/85.xbar_smoke.1319576404 Dec 24 02:15:59 PM PST 23 Dec 24 02:16:10 PM PST 23 211188187 ps
T1702 /workspace/coverage/cover_reg_top/39.xbar_smoke.3922166702 Dec 24 02:12:20 PM PST 23 Dec 24 02:12:34 PM PST 23 144034401 ps
T1703 /workspace/coverage/cover_reg_top/59.xbar_access_same_device.3821958756 Dec 24 02:13:42 PM PST 23 Dec 24 02:15:34 PM PST 23 2514823182 ps
T1704 /workspace/coverage/cover_reg_top/10.xbar_unmapped_addr.1478875420 Dec 24 02:10:31 PM PST 23 Dec 24 02:10:39 PM PST 23 79240523 ps
T1705 /workspace/coverage/cover_reg_top/65.xbar_smoke.2109130591 Dec 24 02:14:23 PM PST 23 Dec 24 02:14:30 PM PST 23 46173572 ps
T1706 /workspace/coverage/cover_reg_top/33.xbar_smoke_zero_delays.2680513936 Dec 24 02:12:01 PM PST 23 Dec 24 02:12:13 PM PST 23 47421334 ps
T1707 /workspace/coverage/cover_reg_top/40.xbar_stress_all_with_reset_error.2089861076 Dec 24 02:12:21 PM PST 23 Dec 24 02:12:50 PM PST 23 99084951 ps
T1708 /workspace/coverage/cover_reg_top/92.xbar_random.3147765595 Dec 24 02:16:20 PM PST 23 Dec 24 02:16:54 PM PST 23 370159666 ps
T1709 /workspace/coverage/cover_reg_top/11.chip_same_csr_outstanding.1600265709 Dec 24 02:10:59 PM PST 23 Dec 24 02:58:02 PM PST 23 30499781906 ps
T1710 /workspace/coverage/cover_reg_top/77.xbar_random_large_delays.3738860943 Dec 24 02:15:26 PM PST 23 Dec 24 02:30:51 PM PST 23 84391770058 ps
T1711 /workspace/coverage/cover_reg_top/89.xbar_smoke.3271462750 Dec 24 02:16:23 PM PST 23 Dec 24 02:16:34 PM PST 23 159915222 ps
T1712 /workspace/coverage/cover_reg_top/69.xbar_same_source.1027302114 Dec 24 02:14:44 PM PST 23 Dec 24 02:15:22 PM PST 23 553101525 ps
T1713 /workspace/coverage/cover_reg_top/48.xbar_random_zero_delays.3690595285 Dec 24 02:12:57 PM PST 23 Dec 24 02:13:22 PM PST 23 286603867 ps
T1714 /workspace/coverage/cover_reg_top/64.xbar_random_zero_delays.923311322 Dec 24 02:14:26 PM PST 23 Dec 24 02:15:03 PM PST 23 371573060 ps
T1715 /workspace/coverage/cover_reg_top/96.xbar_error_and_unmapped_addr.1855668344 Dec 24 02:16:40 PM PST 23 Dec 24 02:17:02 PM PST 23 391286174 ps
T1716 /workspace/coverage/cover_reg_top/80.xbar_stress_all.1290433895 Dec 24 02:15:43 PM PST 23 Dec 24 02:22:13 PM PST 23 4815767541 ps
T1717 /workspace/coverage/cover_reg_top/70.xbar_smoke_zero_delays.2007962730 Dec 24 02:14:38 PM PST 23 Dec 24 02:14:45 PM PST 23 48883343 ps
T1718 /workspace/coverage/cover_reg_top/7.xbar_stress_all_with_rand_reset.483316079 Dec 24 02:10:23 PM PST 23 Dec 24 02:19:07 PM PST 23 4681139751 ps
T1719 /workspace/coverage/cover_reg_top/1.xbar_stress_all_with_error.2303172949 Dec 24 02:09:53 PM PST 23 Dec 24 02:09:59 PM PST 23 6718679 ps
T1720 /workspace/coverage/cover_reg_top/18.xbar_same_source.2790519 Dec 24 02:11:17 PM PST 23 Dec 24 02:11:30 PM PST 23 100264081 ps
T78 /workspace/coverage/cover_reg_top/11.chip_csr_mem_rw_with_rand_reset.2338046353 Dec 24 02:10:30 PM PST 23 Dec 24 02:17:23 PM PST 23 9971739252 ps
T1721 /workspace/coverage/cover_reg_top/60.xbar_smoke_zero_delays.1838095054 Dec 24 02:13:44 PM PST 23 Dec 24 02:13:52 PM PST 23 46087785 ps
T1722 /workspace/coverage/cover_reg_top/85.xbar_same_source.3856366550 Dec 24 02:16:01 PM PST 23 Dec 24 02:17:05 PM PST 23 2126381942 ps
T1723 /workspace/coverage/cover_reg_top/89.xbar_smoke_large_delays.1116860368 Dec 24 02:16:06 PM PST 23 Dec 24 02:17:30 PM PST 23 7534692450 ps
T1724 /workspace/coverage/cover_reg_top/24.xbar_access_same_device.1879979506 Dec 24 02:11:18 PM PST 23 Dec 24 02:13:44 PM PST 23 3993846130 ps
T1725 /workspace/coverage/cover_reg_top/58.xbar_smoke_large_delays.3018370942 Dec 24 02:13:36 PM PST 23 Dec 24 02:14:55 PM PST 23 7129147675 ps
T1726 /workspace/coverage/cover_reg_top/86.xbar_stress_all_with_reset_error.515518719 Dec 24 02:16:21 PM PST 23 Dec 24 02:18:04 PM PST 23 236653084 ps
T1727 /workspace/coverage/cover_reg_top/4.xbar_unmapped_addr.933365071 Dec 24 02:09:57 PM PST 23 Dec 24 02:10:47 PM PST 23 1108279048 ps
T1728 /workspace/coverage/cover_reg_top/39.xbar_smoke_zero_delays.723812979 Dec 24 02:12:16 PM PST 23 Dec 24 02:12:29 PM PST 23 51138461 ps
T1729 /workspace/coverage/cover_reg_top/24.xbar_smoke_slow_rsp.2053213144 Dec 24 02:11:07 PM PST 23 Dec 24 02:12:27 PM PST 23 4855073753 ps
T1730 /workspace/coverage/cover_reg_top/27.xbar_smoke.83739505 Dec 24 02:11:15 PM PST 23 Dec 24 02:11:25 PM PST 23 53008655 ps
T1731 /workspace/coverage/cover_reg_top/54.xbar_random_large_delays.410098833 Dec 24 02:13:28 PM PST 23 Dec 24 02:20:20 PM PST 23 38374440520 ps
T1732 /workspace/coverage/cover_reg_top/12.xbar_error_and_unmapped_addr.3396718077 Dec 24 02:10:27 PM PST 23 Dec 24 02:10:52 PM PST 23 578370383 ps
T1733 /workspace/coverage/cover_reg_top/24.xbar_random_zero_delays.924768761 Dec 24 02:11:04 PM PST 23 Dec 24 02:11:11 PM PST 23 33426521 ps
T1734 /workspace/coverage/cover_reg_top/25.xbar_error_and_unmapped_addr.1196251129 Dec 24 02:11:18 PM PST 23 Dec 24 02:11:37 PM PST 23 383347284 ps
T1735 /workspace/coverage/cover_reg_top/70.xbar_stress_all.984776311 Dec 24 02:14:49 PM PST 23 Dec 24 02:16:36 PM PST 23 1300944608 ps
T1736 /workspace/coverage/cover_reg_top/56.xbar_stress_all.2666863695 Dec 24 02:13:39 PM PST 23 Dec 24 02:17:17 PM PST 23 2898321959 ps
T1737 /workspace/coverage/cover_reg_top/26.xbar_error_and_unmapped_addr.2232544817 Dec 24 02:11:14 PM PST 23 Dec 24 02:12:04 PM PST 23 1147609839 ps
T1738 /workspace/coverage/cover_reg_top/60.xbar_stress_all_with_reset_error.1398324958 Dec 24 02:14:00 PM PST 23 Dec 24 02:17:35 PM PST 23 4073846077 ps
T1739 /workspace/coverage/cover_reg_top/5.chip_tl_errors.574776780 Dec 24 02:09:55 PM PST 23 Dec 24 02:17:50 PM PST 23 5101809330 ps
T1740 /workspace/coverage/cover_reg_top/6.xbar_smoke_large_delays.720639026 Dec 24 02:10:28 PM PST 23 Dec 24 02:12:29 PM PST 23 10390729131 ps
T1741 /workspace/coverage/cover_reg_top/76.xbar_random_large_delays.4125822646 Dec 24 02:15:27 PM PST 23 Dec 24 02:21:00 PM PST 23 32875354112 ps
T1742 /workspace/coverage/cover_reg_top/31.xbar_access_same_device.1198266784 Dec 24 02:11:20 PM PST 23 Dec 24 02:12:31 PM PST 23 1507491625 ps
T1743 /workspace/coverage/cover_reg_top/56.xbar_smoke.647890551 Dec 24 02:13:44 PM PST 23 Dec 24 02:13:54 PM PST 23 199535533 ps
T1744 /workspace/coverage/cover_reg_top/15.xbar_unmapped_addr.2794835368 Dec 24 02:10:18 PM PST 23 Dec 24 02:11:01 PM PST 23 1103837419 ps
T1745 /workspace/coverage/cover_reg_top/54.xbar_error_and_unmapped_addr.3480236527 Dec 24 02:13:29 PM PST 23 Dec 24 02:14:10 PM PST 23 1001677509 ps
T1746 /workspace/coverage/cover_reg_top/39.xbar_random_slow_rsp.1390962429 Dec 24 02:12:24 PM PST 23 Dec 24 02:23:44 PM PST 23 39695140152 ps
T1747 /workspace/coverage/cover_reg_top/47.xbar_smoke_slow_rsp.2093744598 Dec 24 02:12:46 PM PST 23 Dec 24 02:14:33 PM PST 23 6028441395 ps
T1748 /workspace/coverage/cover_reg_top/38.xbar_stress_all.289195340 Dec 24 02:12:11 PM PST 23 Dec 24 02:12:24 PM PST 23 5892040 ps
T1749 /workspace/coverage/cover_reg_top/96.xbar_same_source.301911328 Dec 24 02:16:39 PM PST 23 Dec 24 02:17:27 PM PST 23 1434644154 ps
T1750 /workspace/coverage/cover_reg_top/81.xbar_unmapped_addr.2802772698 Dec 24 02:15:41 PM PST 23 Dec 24 02:16:15 PM PST 23 254438389 ps
T1751 /workspace/coverage/cover_reg_top/25.xbar_access_same_device.1675779531 Dec 24 02:11:04 PM PST 23 Dec 24 02:12:25 PM PST 23 1907924486 ps
T1752 /workspace/coverage/cover_reg_top/81.xbar_smoke_slow_rsp.1751919548 Dec 24 02:15:41 PM PST 23 Dec 24 02:17:27 PM PST 23 5918881428 ps
T1753 /workspace/coverage/cover_reg_top/90.xbar_error_and_unmapped_addr.1719680404 Dec 24 02:16:23 PM PST 23 Dec 24 02:17:09 PM PST 23 1087638924 ps
T1754 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_rand_reset.345661691 Dec 24 02:13:30 PM PST 23 Dec 24 02:16:34 PM PST 23 3189559155 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%