Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
86.37 88.78 85.73 70.11 86.46 88.35 98.80


Total test records in report: 1927
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html

T583 /workspace/coverage/cover_reg_top/0.xbar_stress_all_with_error.3127015552 Dec 27 01:40:31 PM PST 23 Dec 27 01:41:27 PM PST 23 797887776 ps
T213 /workspace/coverage/cover_reg_top/25.chip_tl_errors.672270974 Dec 27 01:43:08 PM PST 23 Dec 27 01:49:57 PM PST 23 4718778911 ps
T584 /workspace/coverage/cover_reg_top/79.xbar_access_same_device.3196212830 Dec 27 01:48:17 PM PST 23 Dec 27 01:49:00 PM PST 23 1169523719 ps
T585 /workspace/coverage/cover_reg_top/99.xbar_error_random.2951607010 Dec 27 01:49:52 PM PST 23 Dec 27 01:50:47 PM PST 23 1807184392 ps
T586 /workspace/coverage/cover_reg_top/86.xbar_smoke_zero_delays.3075111715 Dec 27 01:50:10 PM PST 23 Dec 27 01:50:17 PM PST 23 49190987 ps
T587 /workspace/coverage/cover_reg_top/17.xbar_stress_all_with_reset_error.954992282 Dec 27 01:43:18 PM PST 23 Dec 27 01:57:19 PM PST 23 8132082130 ps
T588 /workspace/coverage/cover_reg_top/49.xbar_random_large_delays.391741725 Dec 27 01:45:41 PM PST 23 Dec 27 01:49:59 PM PST 23 22261631087 ps
T589 /workspace/coverage/cover_reg_top/12.xbar_smoke_zero_delays.864951757 Dec 27 01:41:52 PM PST 23 Dec 27 01:41:59 PM PST 23 43914608 ps
T137 /workspace/coverage/cover_reg_top/84.xbar_stress_all.2195353068 Dec 27 01:48:53 PM PST 23 Dec 27 01:56:24 PM PST 23 13825192840 ps
T590 /workspace/coverage/cover_reg_top/93.xbar_access_same_device_slow_rsp.3952356453 Dec 27 01:49:35 PM PST 23 Dec 27 02:07:53 PM PST 23 66255638869 ps
T58 /workspace/coverage/cover_reg_top/18.chip_csr_rw.2226494316 Dec 27 01:43:17 PM PST 23 Dec 27 01:50:48 PM PST 23 5572614385 ps
T591 /workspace/coverage/cover_reg_top/14.xbar_unmapped_addr.3480087151 Dec 27 01:42:56 PM PST 23 Dec 27 01:43:34 PM PST 23 339379902 ps
T592 /workspace/coverage/cover_reg_top/81.xbar_error_random.552181044 Dec 27 01:49:11 PM PST 23 Dec 27 01:50:13 PM PST 23 1797418307 ps
T593 /workspace/coverage/cover_reg_top/27.xbar_access_same_device.3251196283 Dec 27 01:43:19 PM PST 23 Dec 27 01:43:30 PM PST 23 162134421 ps
T594 /workspace/coverage/cover_reg_top/92.xbar_smoke_slow_rsp.2292991544 Dec 27 01:49:31 PM PST 23 Dec 27 01:50:43 PM PST 23 4058973924 ps
T595 /workspace/coverage/cover_reg_top/52.xbar_error_and_unmapped_addr.3583713050 Dec 27 01:45:57 PM PST 23 Dec 27 01:46:30 PM PST 23 783870687 ps
T596 /workspace/coverage/cover_reg_top/20.xbar_smoke_large_delays.184817325 Dec 27 01:42:09 PM PST 23 Dec 27 01:43:36 PM PST 23 7972344165 ps
T597 /workspace/coverage/cover_reg_top/47.xbar_smoke_zero_delays.3273795473 Dec 27 01:44:49 PM PST 23 Dec 27 01:44:57 PM PST 23 57088990 ps
T598 /workspace/coverage/cover_reg_top/66.xbar_same_source.2659490253 Dec 27 01:47:00 PM PST 23 Dec 27 01:47:38 PM PST 23 471396293 ps
T132 /workspace/coverage/cover_reg_top/61.xbar_stress_all_with_rand_reset.3843660954 Dec 27 01:46:31 PM PST 23 Dec 27 01:54:33 PM PST 23 3033331266 ps
T599 /workspace/coverage/cover_reg_top/6.xbar_error_random.3808694923 Dec 27 01:41:18 PM PST 23 Dec 27 01:41:40 PM PST 23 252038321 ps
T600 /workspace/coverage/cover_reg_top/97.xbar_error_random.2065350647 Dec 27 01:49:34 PM PST 23 Dec 27 01:50:05 PM PST 23 280741876 ps
T601 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_reset_error.2074579300 Dec 27 01:47:39 PM PST 23 Dec 27 01:56:38 PM PST 23 11553642662 ps
T602 /workspace/coverage/cover_reg_top/58.xbar_unmapped_addr.66212343 Dec 27 01:47:07 PM PST 23 Dec 27 01:47:24 PM PST 23 116176357 ps
T603 /workspace/coverage/cover_reg_top/4.xbar_smoke_large_delays.3344818869 Dec 27 01:40:34 PM PST 23 Dec 27 01:42:04 PM PST 23 8787357531 ps
T604 /workspace/coverage/cover_reg_top/54.xbar_random_large_delays.467595240 Dec 27 01:46:17 PM PST 23 Dec 27 02:04:03 PM PST 23 92860416475 ps
T605 /workspace/coverage/cover_reg_top/62.xbar_error_random.992898612 Dec 27 01:47:33 PM PST 23 Dec 27 01:48:51 PM PST 23 2149260119 ps
T606 /workspace/coverage/cover_reg_top/7.xbar_random_slow_rsp.422205472 Dec 27 01:41:48 PM PST 23 Dec 27 01:48:32 PM PST 23 22801530646 ps
T607 /workspace/coverage/cover_reg_top/20.xbar_same_source.968137753 Dec 27 01:42:50 PM PST 23 Dec 27 01:43:28 PM PST 23 1194048033 ps
T608 /workspace/coverage/cover_reg_top/66.xbar_smoke_slow_rsp.3667467917 Dec 27 01:47:23 PM PST 23 Dec 27 01:49:00 PM PST 23 5292862709 ps
T609 /workspace/coverage/cover_reg_top/68.xbar_random_slow_rsp.2504166311 Dec 27 01:47:24 PM PST 23 Dec 27 02:07:53 PM PST 23 70790789823 ps
T610 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_rand_reset.2636290542 Dec 27 01:48:55 PM PST 23 Dec 27 01:52:14 PM PST 23 637486348 ps
T611 /workspace/coverage/cover_reg_top/62.xbar_access_same_device_slow_rsp.1479041568 Dec 27 01:47:08 PM PST 23 Dec 27 02:17:34 PM PST 23 106431226555 ps
T612 /workspace/coverage/cover_reg_top/76.xbar_random_zero_delays.2024086818 Dec 27 01:47:41 PM PST 23 Dec 27 01:48:33 PM PST 23 625726624 ps
T323 /workspace/coverage/cover_reg_top/57.xbar_stress_all_with_rand_reset.3482388061 Dec 27 01:46:14 PM PST 23 Dec 27 01:49:54 PM PST 23 465122992 ps
T613 /workspace/coverage/cover_reg_top/71.xbar_smoke_zero_delays.3749124347 Dec 27 01:47:40 PM PST 23 Dec 27 01:47:49 PM PST 23 55072614 ps
T614 /workspace/coverage/cover_reg_top/24.xbar_access_same_device_slow_rsp.989328212 Dec 27 01:42:55 PM PST 23 Dec 27 02:10:54 PM PST 23 100024079489 ps
T103 /workspace/coverage/cover_reg_top/65.xbar_error_random.1153618375 Dec 27 01:47:07 PM PST 23 Dec 27 01:47:24 PM PST 23 178339760 ps
T615 /workspace/coverage/cover_reg_top/71.xbar_smoke.616268061 Dec 27 01:47:33 PM PST 23 Dec 27 01:47:49 PM PST 23 210299477 ps
T616 /workspace/coverage/cover_reg_top/53.xbar_unmapped_addr.4270818131 Dec 27 01:46:13 PM PST 23 Dec 27 01:46:27 PM PST 23 106569508 ps
T617 /workspace/coverage/cover_reg_top/81.xbar_smoke.3277887070 Dec 27 01:49:34 PM PST 23 Dec 27 01:49:46 PM PST 23 47888295 ps
T618 /workspace/coverage/cover_reg_top/74.xbar_random_zero_delays.3293820422 Dec 27 01:47:41 PM PST 23 Dec 27 01:48:06 PM PST 23 270092567 ps
T47 /workspace/coverage/cover_reg_top/0.chip_prim_tl_access.1535121275 Dec 27 01:40:29 PM PST 23 Dec 27 01:45:29 PM PST 23 7770560001 ps
T619 /workspace/coverage/cover_reg_top/34.xbar_stress_all_with_rand_reset.4125400445 Dec 27 01:45:22 PM PST 23 Dec 27 01:49:02 PM PST 23 4674183458 ps
T620 /workspace/coverage/cover_reg_top/63.xbar_random_large_delays.130107545 Dec 27 01:46:58 PM PST 23 Dec 27 01:57:17 PM PST 23 60662560298 ps
T621 /workspace/coverage/cover_reg_top/11.xbar_unmapped_addr.734882136 Dec 27 01:41:53 PM PST 23 Dec 27 01:42:53 PM PST 23 1362724310 ps
T622 /workspace/coverage/cover_reg_top/82.xbar_random_zero_delays.3714836116 Dec 27 01:48:36 PM PST 23 Dec 27 01:48:59 PM PST 23 224043871 ps
T623 /workspace/coverage/cover_reg_top/40.xbar_stress_all_with_reset_error.2188247891 Dec 27 01:44:55 PM PST 23 Dec 27 01:48:43 PM PST 23 1105456852 ps
T624 /workspace/coverage/cover_reg_top/26.xbar_random_zero_delays.2672742715 Dec 27 01:43:08 PM PST 23 Dec 27 01:43:58 PM PST 23 562787596 ps
T625 /workspace/coverage/cover_reg_top/26.xbar_smoke_slow_rsp.3782782053 Dec 27 01:43:01 PM PST 23 Dec 27 01:44:50 PM PST 23 6506553688 ps
T626 /workspace/coverage/cover_reg_top/17.xbar_smoke_large_delays.2480145256 Dec 27 01:42:17 PM PST 23 Dec 27 01:43:26 PM PST 23 6759484228 ps
T627 /workspace/coverage/cover_reg_top/29.xbar_random.281854895 Dec 27 01:43:58 PM PST 23 Dec 27 01:44:35 PM PST 23 412531911 ps
T628 /workspace/coverage/cover_reg_top/12.chip_csr_mem_rw_with_rand_reset.428403277 Dec 27 01:41:50 PM PST 23 Dec 27 01:45:30 PM PST 23 6648187782 ps
T629 /workspace/coverage/cover_reg_top/81.xbar_smoke_large_delays.365222365 Dec 27 01:49:36 PM PST 23 Dec 27 01:50:49 PM PST 23 5764845842 ps
T630 /workspace/coverage/cover_reg_top/66.xbar_access_same_device.873466069 Dec 27 01:47:29 PM PST 23 Dec 27 01:49:00 PM PST 23 2310263323 ps
T188 /workspace/coverage/cover_reg_top/15.xbar_stress_all.1395166914 Dec 27 01:42:43 PM PST 23 Dec 27 01:47:50 PM PST 23 7999222078 ps
T631 /workspace/coverage/cover_reg_top/25.xbar_same_source.1231634921 Dec 27 01:43:12 PM PST 23 Dec 27 01:43:45 PM PST 23 505081326 ps
T632 /workspace/coverage/cover_reg_top/24.xbar_unmapped_addr.920501642 Dec 27 01:43:03 PM PST 23 Dec 27 01:43:24 PM PST 23 404209009 ps
T633 /workspace/coverage/cover_reg_top/59.xbar_smoke.232888067 Dec 27 01:47:25 PM PST 23 Dec 27 01:47:33 PM PST 23 53178604 ps
T634 /workspace/coverage/cover_reg_top/97.xbar_stress_all_with_rand_reset.3059003414 Dec 27 01:49:40 PM PST 23 Dec 27 01:50:40 PM PST 23 267999956 ps
T635 /workspace/coverage/cover_reg_top/93.xbar_smoke.3462285740 Dec 27 01:49:31 PM PST 23 Dec 27 01:49:42 PM PST 23 193901148 ps
T636 /workspace/coverage/cover_reg_top/91.xbar_stress_all_with_reset_error.4282395308 Dec 27 01:49:45 PM PST 23 Dec 27 01:55:29 PM PST 23 2480998982 ps
T637 /workspace/coverage/cover_reg_top/71.xbar_same_source.1210632794 Dec 27 01:47:30 PM PST 23 Dec 27 01:47:45 PM PST 23 163682073 ps
T42 /workspace/coverage/cover_reg_top/9.chip_same_csr_outstanding.3850323661 Dec 27 01:41:20 PM PST 23 Dec 27 02:31:47 PM PST 23 27057022172 ps
T638 /workspace/coverage/cover_reg_top/98.xbar_smoke.1512975556 Dec 27 01:49:37 PM PST 23 Dec 27 01:49:50 PM PST 23 207871032 ps
T639 /workspace/coverage/cover_reg_top/43.xbar_smoke_zero_delays.663761687 Dec 27 01:45:21 PM PST 23 Dec 27 01:45:28 PM PST 23 46283884 ps
T640 /workspace/coverage/cover_reg_top/62.xbar_random_slow_rsp.719281406 Dec 27 01:47:26 PM PST 23 Dec 27 02:01:58 PM PST 23 45669920947 ps
T641 /workspace/coverage/cover_reg_top/68.xbar_random_zero_delays.2914842930 Dec 27 01:47:30 PM PST 23 Dec 27 01:48:04 PM PST 23 395633880 ps
T158 /workspace/coverage/cover_reg_top/53.xbar_random_large_delays.2457927662 Dec 27 01:45:55 PM PST 23 Dec 27 01:53:11 PM PST 23 39140059048 ps
T43 /workspace/coverage/cover_reg_top/19.chip_same_csr_outstanding.3505559294 Dec 27 01:43:18 PM PST 23 Dec 27 02:38:32 PM PST 23 33924698097 ps
T642 /workspace/coverage/cover_reg_top/24.xbar_random.3985599365 Dec 27 01:42:56 PM PST 23 Dec 27 01:43:08 PM PST 23 102437678 ps
T332 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_reset_error.249429715 Dec 27 01:46:00 PM PST 23 Dec 27 01:46:20 PM PST 23 51839542 ps
T643 /workspace/coverage/cover_reg_top/60.xbar_access_same_device_slow_rsp.3535102408 Dec 27 01:46:40 PM PST 23 Dec 27 01:56:57 PM PST 23 35018616178 ps
T644 /workspace/coverage/cover_reg_top/32.xbar_smoke_large_delays.2583031173 Dec 27 01:43:36 PM PST 23 Dec 27 01:45:20 PM PST 23 9902997443 ps
T133 /workspace/coverage/cover_reg_top/50.xbar_stress_all.1109361865 Dec 27 01:45:42 PM PST 23 Dec 27 01:46:40 PM PST 23 1478303913 ps
T645 /workspace/coverage/cover_reg_top/2.xbar_smoke_zero_delays.1773473071 Dec 27 01:40:31 PM PST 23 Dec 27 01:40:37 PM PST 23 40574560 ps
T646 /workspace/coverage/cover_reg_top/65.xbar_stress_all_with_rand_reset.3156075782 Dec 27 01:47:04 PM PST 23 Dec 27 01:48:28 PM PST 23 259522005 ps
T647 /workspace/coverage/cover_reg_top/44.xbar_random_slow_rsp.3649041843 Dec 27 01:44:47 PM PST 23 Dec 27 02:01:37 PM PST 23 58855276494 ps
T333 /workspace/coverage/cover_reg_top/8.xbar_stress_all_with_reset_error.3998245460 Dec 27 01:42:35 PM PST 23 Dec 27 01:44:37 PM PST 23 599465014 ps
T648 /workspace/coverage/cover_reg_top/15.xbar_random_zero_delays.811818156 Dec 27 01:41:50 PM PST 23 Dec 27 01:42:35 PM PST 23 567128641 ps
T649 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_error.1353647982 Dec 27 01:47:37 PM PST 23 Dec 27 01:50:03 PM PST 23 4551362087 ps
T650 /workspace/coverage/cover_reg_top/58.xbar_error_random.3645991959 Dec 27 01:47:07 PM PST 23 Dec 27 01:47:46 PM PST 23 559840607 ps
T651 /workspace/coverage/cover_reg_top/51.xbar_random_zero_delays.767007201 Dec 27 01:45:35 PM PST 23 Dec 27 01:46:14 PM PST 23 426772994 ps
T652 /workspace/coverage/cover_reg_top/27.xbar_stress_all.3821726431 Dec 27 01:43:03 PM PST 23 Dec 27 01:43:29 PM PST 23 766736847 ps
T331 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_reset_error.2478701526 Dec 27 01:49:26 PM PST 23 Dec 27 01:50:01 PM PST 23 128232142 ps
T653 /workspace/coverage/cover_reg_top/64.xbar_stress_all_with_rand_reset.3427568351 Dec 27 01:46:47 PM PST 23 Dec 27 01:47:17 PM PST 23 150791785 ps
T654 /workspace/coverage/cover_reg_top/42.xbar_random.4135005235 Dec 27 01:45:19 PM PST 23 Dec 27 01:45:26 PM PST 23 77230512 ps
T655 /workspace/coverage/cover_reg_top/43.xbar_access_same_device.1599948515 Dec 27 01:44:57 PM PST 23 Dec 27 01:46:57 PM PST 23 2774114745 ps
T656 /workspace/coverage/cover_reg_top/54.xbar_access_same_device.132874890 Dec 27 01:46:00 PM PST 23 Dec 27 01:46:20 PM PST 23 229155365 ps
T657 /workspace/coverage/cover_reg_top/6.xbar_random.1693048983 Dec 27 01:41:16 PM PST 23 Dec 27 01:42:01 PM PST 23 521745638 ps
T37 /workspace/coverage/cover_reg_top/2.chip_csr_bit_bash.257882976 Dec 27 01:40:31 PM PST 23 Dec 27 02:03:47 PM PST 23 15308951748 ps
T658 /workspace/coverage/cover_reg_top/69.xbar_stress_all_with_rand_reset.1779079453 Dec 27 01:47:28 PM PST 23 Dec 27 01:56:52 PM PST 23 5523166343 ps
T659 /workspace/coverage/cover_reg_top/72.xbar_smoke_zero_delays.2540033472 Dec 27 01:47:26 PM PST 23 Dec 27 01:47:34 PM PST 23 47438210 ps
T660 /workspace/coverage/cover_reg_top/14.xbar_access_same_device_slow_rsp.3634230645 Dec 27 01:42:50 PM PST 23 Dec 27 02:16:30 PM PST 23 116397680552 ps
T661 /workspace/coverage/cover_reg_top/41.xbar_smoke_large_delays.671370584 Dec 27 01:44:57 PM PST 23 Dec 27 01:46:24 PM PST 23 7937142852 ps
T154 /workspace/coverage/cover_reg_top/72.xbar_random.2817197591 Dec 27 01:47:30 PM PST 23 Dec 27 01:48:06 PM PST 23 481077055 ps
T189 /workspace/coverage/cover_reg_top/87.xbar_stress_all.493914726 Dec 27 01:49:09 PM PST 23 Dec 27 01:54:48 PM PST 23 9570075225 ps
T662 /workspace/coverage/cover_reg_top/79.xbar_random_zero_delays.1315021734 Dec 27 01:48:32 PM PST 23 Dec 27 01:48:42 PM PST 23 72190297 ps
T663 /workspace/coverage/cover_reg_top/78.xbar_smoke_large_delays.1365865026 Dec 27 01:47:49 PM PST 23 Dec 27 01:48:46 PM PST 23 5599038544 ps
T664 /workspace/coverage/cover_reg_top/7.xbar_same_source.1556871781 Dec 27 01:42:09 PM PST 23 Dec 27 01:42:43 PM PST 23 463818074 ps
T665 /workspace/coverage/cover_reg_top/32.xbar_random.2147524875 Dec 27 01:43:38 PM PST 23 Dec 27 01:43:57 PM PST 23 434796515 ps
T174 /workspace/coverage/cover_reg_top/92.xbar_stress_all.2373951747 Dec 27 01:49:33 PM PST 23 Dec 27 01:52:32 PM PST 23 5156812216 ps
T666 /workspace/coverage/cover_reg_top/99.xbar_random_slow_rsp.1652537270 Dec 27 01:49:52 PM PST 23 Dec 27 01:52:29 PM PST 23 9919520900 ps
T667 /workspace/coverage/cover_reg_top/88.xbar_smoke_large_delays.741598202 Dec 27 01:49:14 PM PST 23 Dec 27 01:50:35 PM PST 23 7387672881 ps
T668 /workspace/coverage/cover_reg_top/89.xbar_error_random.3909695426 Dec 27 01:49:55 PM PST 23 Dec 27 01:50:45 PM PST 23 1537236247 ps
T669 /workspace/coverage/cover_reg_top/87.xbar_random_slow_rsp.2352008373 Dec 27 01:49:17 PM PST 23 Dec 27 01:57:52 PM PST 23 28844335063 ps
T105 /workspace/coverage/cover_reg_top/1.chip_csr_bit_bash.2978589735 Dec 27 01:40:36 PM PST 23 Dec 27 01:53:04 PM PST 23 8471894066 ps
T670 /workspace/coverage/cover_reg_top/36.xbar_smoke_slow_rsp.4224576429 Dec 27 01:44:44 PM PST 23 Dec 27 01:46:22 PM PST 23 5774068990 ps
T671 /workspace/coverage/cover_reg_top/60.xbar_smoke_slow_rsp.2029091439 Dec 27 01:46:37 PM PST 23 Dec 27 01:48:17 PM PST 23 5980734280 ps
T672 /workspace/coverage/cover_reg_top/38.xbar_unmapped_addr.1946761090 Dec 27 01:44:49 PM PST 23 Dec 27 01:45:31 PM PST 23 946829479 ps
T673 /workspace/coverage/cover_reg_top/83.xbar_smoke.4062292404 Dec 27 01:48:39 PM PST 23 Dec 27 01:48:48 PM PST 23 191626587 ps
T674 /workspace/coverage/cover_reg_top/14.xbar_smoke_zero_delays.2942681834 Dec 27 01:42:41 PM PST 23 Dec 27 01:42:49 PM PST 23 52702396 ps
T675 /workspace/coverage/cover_reg_top/33.xbar_random_slow_rsp.3983230820 Dec 27 01:44:11 PM PST 23 Dec 27 01:50:05 PM PST 23 19618335713 ps
T676 /workspace/coverage/cover_reg_top/3.xbar_stress_all.1599746629 Dec 27 01:40:29 PM PST 23 Dec 27 01:41:23 PM PST 23 544362118 ps
T677 /workspace/coverage/cover_reg_top/2.xbar_smoke.443743350 Dec 27 01:40:40 PM PST 23 Dec 27 01:40:47 PM PST 23 44188900 ps
T678 /workspace/coverage/cover_reg_top/54.xbar_error_and_unmapped_addr.1640136082 Dec 27 01:46:12 PM PST 23 Dec 27 01:47:05 PM PST 23 1373630446 ps
T679 /workspace/coverage/cover_reg_top/61.xbar_smoke_zero_delays.2704336905 Dec 27 01:47:07 PM PST 23 Dec 27 01:47:15 PM PST 23 43567029 ps
T680 /workspace/coverage/cover_reg_top/42.xbar_random_large_delays.259501801 Dec 27 01:45:00 PM PST 23 Dec 27 01:47:46 PM PST 23 13839786682 ps
T134 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_rand_reset.463520319 Dec 27 01:49:37 PM PST 23 Dec 27 01:52:37 PM PST 23 590096227 ps
T681 /workspace/coverage/cover_reg_top/78.xbar_error_random.3581743772 Dec 27 01:48:19 PM PST 23 Dec 27 01:49:40 PM PST 23 2171237523 ps
T682 /workspace/coverage/cover_reg_top/36.xbar_random.2594630273 Dec 27 01:44:59 PM PST 23 Dec 27 01:45:08 PM PST 23 134413851 ps
T683 /workspace/coverage/cover_reg_top/95.xbar_stress_all.3013353937 Dec 27 01:49:46 PM PST 23 Dec 27 01:54:10 PM PST 23 8230561801 ps
T684 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_error.4172766588 Dec 27 01:45:40 PM PST 23 Dec 27 01:51:06 PM PST 23 8913567842 ps
T685 /workspace/coverage/cover_reg_top/23.xbar_unmapped_addr.3201361134 Dec 27 01:43:14 PM PST 23 Dec 27 01:43:36 PM PST 23 562750381 ps
T686 /workspace/coverage/cover_reg_top/58.xbar_error_and_unmapped_addr.208710941 Dec 27 01:46:47 PM PST 23 Dec 27 01:47:27 PM PST 23 984980406 ps
T687 /workspace/coverage/cover_reg_top/15.xbar_smoke_large_delays.3889664382 Dec 27 01:41:51 PM PST 23 Dec 27 01:43:21 PM PST 23 8186284549 ps
T688 /workspace/coverage/cover_reg_top/50.xbar_access_same_device.1294985526 Dec 27 01:45:40 PM PST 23 Dec 27 01:46:45 PM PST 23 1483170371 ps
T689 /workspace/coverage/cover_reg_top/88.xbar_random_slow_rsp.4055724456 Dec 27 01:49:15 PM PST 23 Dec 27 02:06:10 PM PST 23 55510762124 ps
T690 /workspace/coverage/cover_reg_top/88.xbar_error_and_unmapped_addr.1896023256 Dec 27 01:49:12 PM PST 23 Dec 27 01:50:03 PM PST 23 1346685723 ps
T691 /workspace/coverage/cover_reg_top/31.xbar_access_same_device_slow_rsp.395854906 Dec 27 01:43:33 PM PST 23 Dec 27 01:55:03 PM PST 23 38907974919 ps
T692 /workspace/coverage/cover_reg_top/38.xbar_error_and_unmapped_addr.803321418 Dec 27 01:44:48 PM PST 23 Dec 27 01:45:23 PM PST 23 301182993 ps
T693 /workspace/coverage/cover_reg_top/17.xbar_random_large_delays.2972880394 Dec 27 01:43:02 PM PST 23 Dec 27 01:56:53 PM PST 23 72999275578 ps
T694 /workspace/coverage/cover_reg_top/38.xbar_smoke_large_delays.2363040325 Dec 27 01:44:45 PM PST 23 Dec 27 01:46:35 PM PST 23 9836345266 ps
T695 /workspace/coverage/cover_reg_top/75.xbar_error_random.3166029386 Dec 27 01:47:34 PM PST 23 Dec 27 01:48:17 PM PST 23 1030955839 ps
T696 /workspace/coverage/cover_reg_top/86.xbar_smoke.2118125951 Dec 27 01:49:41 PM PST 23 Dec 27 01:49:53 PM PST 23 206924511 ps
T697 /workspace/coverage/cover_reg_top/75.xbar_stress_all_with_rand_reset.2789511220 Dec 27 01:47:34 PM PST 23 Dec 27 01:52:42 PM PST 23 1046606010 ps
T698 /workspace/coverage/cover_reg_top/95.xbar_error_and_unmapped_addr.1004493209 Dec 27 01:50:02 PM PST 23 Dec 27 01:50:26 PM PST 23 196173108 ps
T699 /workspace/coverage/cover_reg_top/94.xbar_stress_all.2179773765 Dec 27 01:49:43 PM PST 23 Dec 27 01:51:28 PM PST 23 2655714260 ps
T700 /workspace/coverage/cover_reg_top/11.xbar_access_same_device.1705220345 Dec 27 01:42:41 PM PST 23 Dec 27 01:44:47 PM PST 23 2886992490 ps
T701 /workspace/coverage/cover_reg_top/65.xbar_unmapped_addr.1766269282 Dec 27 01:47:04 PM PST 23 Dec 27 01:47:58 PM PST 23 1347227319 ps
T702 /workspace/coverage/cover_reg_top/37.xbar_stress_all_with_error.2344433874 Dec 27 01:44:33 PM PST 23 Dec 27 01:50:10 PM PST 23 10500542314 ps
T703 /workspace/coverage/cover_reg_top/72.xbar_smoke.938072193 Dec 27 01:47:32 PM PST 23 Dec 27 01:47:46 PM PST 23 221141340 ps
T704 /workspace/coverage/cover_reg_top/87.xbar_random_zero_delays.330725750 Dec 27 01:49:47 PM PST 23 Dec 27 01:49:55 PM PST 23 34722442 ps
T705 /workspace/coverage/cover_reg_top/23.xbar_error_and_unmapped_addr.873393865 Dec 27 01:43:19 PM PST 23 Dec 27 01:43:46 PM PST 23 262645625 ps
T706 /workspace/coverage/cover_reg_top/31.xbar_error_and_unmapped_addr.1066468157 Dec 27 01:44:02 PM PST 23 Dec 27 01:44:43 PM PST 23 939652788 ps
T707 /workspace/coverage/cover_reg_top/41.xbar_access_same_device.3739846657 Dec 27 01:44:49 PM PST 23 Dec 27 01:46:41 PM PST 23 2266393802 ps
T708 /workspace/coverage/cover_reg_top/62.xbar_access_same_device.3565581666 Dec 27 01:47:26 PM PST 23 Dec 27 01:48:03 PM PST 23 477677305 ps
T709 /workspace/coverage/cover_reg_top/52.xbar_access_same_device_slow_rsp.1458022103 Dec 27 01:45:46 PM PST 23 Dec 27 02:07:46 PM PST 23 76864886816 ps
T710 /workspace/coverage/cover_reg_top/49.xbar_smoke.1273796653 Dec 27 01:45:36 PM PST 23 Dec 27 01:45:44 PM PST 23 164762886 ps
T711 /workspace/coverage/cover_reg_top/29.xbar_random_zero_delays.982888580 Dec 27 01:43:55 PM PST 23 Dec 27 01:44:25 PM PST 23 321965211 ps
T173 /workspace/coverage/cover_reg_top/40.xbar_smoke_large_delays.2095900671 Dec 27 01:45:22 PM PST 23 Dec 27 01:47:03 PM PST 23 9213909734 ps
T712 /workspace/coverage/cover_reg_top/35.xbar_error_random.1058340544 Dec 27 01:44:56 PM PST 23 Dec 27 01:45:28 PM PST 23 328527505 ps
T713 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_error.2528215754 Dec 27 01:45:01 PM PST 23 Dec 27 01:48:04 PM PST 23 5379951260 ps
T714 /workspace/coverage/cover_reg_top/17.xbar_error_and_unmapped_addr.3289506178 Dec 27 01:42:57 PM PST 23 Dec 27 01:43:16 PM PST 23 401268330 ps
T715 /workspace/coverage/cover_reg_top/3.xbar_unmapped_addr.1596013889 Dec 27 01:40:32 PM PST 23 Dec 27 01:40:49 PM PST 23 127744593 ps
T716 /workspace/coverage/cover_reg_top/75.xbar_error_and_unmapped_addr.1452591169 Dec 27 01:47:35 PM PST 23 Dec 27 01:48:26 PM PST 23 1246887728 ps
T717 /workspace/coverage/cover_reg_top/16.xbar_smoke.4073041336 Dec 27 01:42:11 PM PST 23 Dec 27 01:42:20 PM PST 23 200011185 ps
T718 /workspace/coverage/cover_reg_top/39.xbar_stress_all_with_reset_error.2057415560 Dec 27 01:44:42 PM PST 23 Dec 27 01:52:17 PM PST 23 4823278861 ps
T719 /workspace/coverage/cover_reg_top/29.xbar_error_random.1296711409 Dec 27 01:43:39 PM PST 23 Dec 27 01:44:24 PM PST 23 1276466336 ps
T720 /workspace/coverage/cover_reg_top/98.xbar_access_same_device_slow_rsp.3459222096 Dec 27 01:49:44 PM PST 23 Dec 27 01:50:35 PM PST 23 2457408108 ps
T721 /workspace/coverage/cover_reg_top/82.xbar_access_same_device_slow_rsp.3855218809 Dec 27 01:49:16 PM PST 23 Dec 27 02:10:06 PM PST 23 71346889286 ps
T722 /workspace/coverage/cover_reg_top/19.xbar_unmapped_addr.2242115166 Dec 27 01:42:59 PM PST 23 Dec 27 01:43:21 PM PST 23 450173740 ps
T723 /workspace/coverage/cover_reg_top/22.xbar_access_same_device_slow_rsp.3089776428 Dec 27 01:43:09 PM PST 23 Dec 27 02:22:12 PM PST 23 133446414133 ps
T724 /workspace/coverage/cover_reg_top/13.xbar_access_same_device.3878495443 Dec 27 01:41:47 PM PST 23 Dec 27 01:42:11 PM PST 23 536411308 ps
T725 /workspace/coverage/cover_reg_top/21.xbar_smoke.2651871572 Dec 27 01:43:00 PM PST 23 Dec 27 01:43:08 PM PST 23 52166965 ps
T726 /workspace/coverage/cover_reg_top/83.xbar_smoke_zero_delays.4181916756 Dec 27 01:48:51 PM PST 23 Dec 27 01:48:58 PM PST 23 49178185 ps
T727 /workspace/coverage/cover_reg_top/47.xbar_access_same_device_slow_rsp.1315038091 Dec 27 01:45:30 PM PST 23 Dec 27 02:21:45 PM PST 23 130132129520 ps
T163 /workspace/coverage/cover_reg_top/38.xbar_stress_all_with_rand_reset.2550378396 Dec 27 01:44:45 PM PST 23 Dec 27 01:51:31 PM PST 23 7305200118 ps
T728 /workspace/coverage/cover_reg_top/84.xbar_stress_all_with_error.2569102958 Dec 27 01:48:52 PM PST 23 Dec 27 01:54:37 PM PST 23 9700452764 ps
T729 /workspace/coverage/cover_reg_top/59.xbar_unmapped_addr.213073405 Dec 27 01:46:34 PM PST 23 Dec 27 01:47:11 PM PST 23 918795074 ps
T730 /workspace/coverage/cover_reg_top/40.xbar_smoke_slow_rsp.3705384758 Dec 27 01:44:56 PM PST 23 Dec 27 01:46:14 PM PST 23 4647129613 ps
T192 /workspace/coverage/cover_reg_top/88.xbar_stress_all.3935846225 Dec 27 01:49:15 PM PST 23 Dec 27 01:51:11 PM PST 23 3330034656 ps
T169 /workspace/coverage/cover_reg_top/18.xbar_access_same_device.378145727 Dec 27 01:42:40 PM PST 23 Dec 27 01:43:49 PM PST 23 1582322864 ps
T329 /workspace/coverage/cover_reg_top/63.xbar_stress_all_with_rand_reset.305844538 Dec 27 01:46:58 PM PST 23 Dec 27 01:47:13 PM PST 23 8710189 ps
T731 /workspace/coverage/cover_reg_top/42.xbar_access_same_device_slow_rsp.2195215134 Dec 27 01:44:48 PM PST 23 Dec 27 02:22:56 PM PST 23 146569608439 ps
T732 /workspace/coverage/cover_reg_top/63.xbar_unmapped_addr.3208394681 Dec 27 01:46:36 PM PST 23 Dec 27 01:47:05 PM PST 23 257409173 ps
T733 /workspace/coverage/cover_reg_top/59.xbar_random_slow_rsp.1489999926 Dec 27 01:46:36 PM PST 23 Dec 27 01:47:34 PM PST 23 3380518363 ps
T734 /workspace/coverage/cover_reg_top/1.xbar_error_and_unmapped_addr.1174759268 Dec 27 01:40:34 PM PST 23 Dec 27 01:41:13 PM PST 23 943558651 ps
T735 /workspace/coverage/cover_reg_top/84.xbar_access_same_device_slow_rsp.3284059741 Dec 27 01:48:54 PM PST 23 Dec 27 01:52:53 PM PST 23 13988068997 ps
T736 /workspace/coverage/cover_reg_top/6.xbar_stress_all_with_reset_error.530716097 Dec 27 01:41:21 PM PST 23 Dec 27 01:41:35 PM PST 23 84896704 ps
T737 /workspace/coverage/cover_reg_top/28.xbar_random_zero_delays.1728411954 Dec 27 01:43:11 PM PST 23 Dec 27 01:43:31 PM PST 23 195954094 ps
T738 /workspace/coverage/cover_reg_top/81.xbar_stress_all_with_rand_reset.1899338663 Dec 27 01:49:35 PM PST 23 Dec 27 01:54:21 PM PST 23 589761049 ps
T739 /workspace/coverage/cover_reg_top/45.xbar_smoke_large_delays.2520324027 Dec 27 01:44:51 PM PST 23 Dec 27 01:46:44 PM PST 23 10761705874 ps
T184 /workspace/coverage/cover_reg_top/20.xbar_random_slow_rsp.957723447 Dec 27 01:42:46 PM PST 23 Dec 27 01:46:47 PM PST 23 13812783148 ps
T740 /workspace/coverage/cover_reg_top/82.xbar_access_same_device.2848859034 Dec 27 01:49:07 PM PST 23 Dec 27 01:50:21 PM PST 23 2046319216 ps
T741 /workspace/coverage/cover_reg_top/92.xbar_smoke.2559811007 Dec 27 01:49:31 PM PST 23 Dec 27 01:49:38 PM PST 23 49018602 ps
T243 /workspace/coverage/cover_reg_top/5.xbar_stress_all_with_reset_error.1320063350 Dec 27 01:40:54 PM PST 23 Dec 27 01:46:59 PM PST 23 1672358303 ps
T742 /workspace/coverage/cover_reg_top/20.xbar_access_same_device_slow_rsp.2365014187 Dec 27 01:42:11 PM PST 23 Dec 27 01:44:56 PM PST 23 11020228950 ps
T743 /workspace/coverage/cover_reg_top/55.xbar_smoke_zero_delays.2050377403 Dec 27 01:46:11 PM PST 23 Dec 27 01:46:18 PM PST 23 52273524 ps
T744 /workspace/coverage/cover_reg_top/12.xbar_stress_all_with_rand_reset.3471107246 Dec 27 01:41:51 PM PST 23 Dec 27 01:44:02 PM PST 23 618021104 ps
T745 /workspace/coverage/cover_reg_top/85.xbar_smoke_slow_rsp.3590618534 Dec 27 01:48:42 PM PST 23 Dec 27 01:49:57 PM PST 23 4466791007 ps
T746 /workspace/coverage/cover_reg_top/79.xbar_random_large_delays.280229294 Dec 27 01:48:31 PM PST 23 Dec 27 01:58:34 PM PST 23 63429128894 ps
T747 /workspace/coverage/cover_reg_top/61.xbar_smoke.296025221 Dec 27 01:46:34 PM PST 23 Dec 27 01:46:44 PM PST 23 239229899 ps
T748 /workspace/coverage/cover_reg_top/38.xbar_access_same_device.1779766895 Dec 27 01:44:59 PM PST 23 Dec 27 01:46:27 PM PST 23 1932788098 ps
T749 /workspace/coverage/cover_reg_top/33.xbar_unmapped_addr.2420561193 Dec 27 01:44:08 PM PST 23 Dec 27 01:44:39 PM PST 23 277645067 ps
T89 /workspace/coverage/cover_reg_top/3.chip_csr_mem_rw_with_rand_reset.1688929710 Dec 27 01:40:25 PM PST 23 Dec 27 01:43:49 PM PST 23 5459150150 ps
T750 /workspace/coverage/cover_reg_top/19.xbar_random_zero_delays.179309565 Dec 27 01:42:11 PM PST 23 Dec 27 01:42:39 PM PST 23 342459784 ps
T751 /workspace/coverage/cover_reg_top/37.xbar_stress_all_with_reset_error.3676743070 Dec 27 01:44:51 PM PST 23 Dec 27 01:47:24 PM PST 23 427333974 ps
T752 /workspace/coverage/cover_reg_top/76.xbar_smoke.183467497 Dec 27 01:47:37 PM PST 23 Dec 27 01:47:48 PM PST 23 187654387 ps
T753 /workspace/coverage/cover_reg_top/90.xbar_random_large_delays.274629915 Dec 27 01:49:49 PM PST 23 Dec 27 01:51:46 PM PST 23 10748747447 ps
T754 /workspace/coverage/cover_reg_top/98.xbar_access_same_device.1806300807 Dec 27 01:49:58 PM PST 23 Dec 27 01:50:57 PM PST 23 1227165666 ps
T755 /workspace/coverage/cover_reg_top/73.xbar_error_random.3976918966 Dec 27 01:47:40 PM PST 23 Dec 27 01:48:01 PM PST 23 503911164 ps
T237 /workspace/coverage/cover_reg_top/46.xbar_error_random.1810298616 Dec 27 01:44:57 PM PST 23 Dec 27 01:45:30 PM PST 23 411716532 ps
T756 /workspace/coverage/cover_reg_top/56.xbar_error_and_unmapped_addr.813282272 Dec 27 01:47:22 PM PST 23 Dec 27 01:48:05 PM PST 23 973864050 ps
T757 /workspace/coverage/cover_reg_top/39.xbar_random.2044772476 Dec 27 01:44:45 PM PST 23 Dec 27 01:45:27 PM PST 23 461718926 ps
T191 /workspace/coverage/cover_reg_top/38.xbar_stress_all.4218750942 Dec 27 01:45:19 PM PST 23 Dec 27 01:47:48 PM PST 23 3987262495 ps
T758 /workspace/coverage/cover_reg_top/0.xbar_unmapped_addr.2873860336 Dec 27 01:40:30 PM PST 23 Dec 27 01:40:50 PM PST 23 178199332 ps
T759 /workspace/coverage/cover_reg_top/28.xbar_stress_all_with_reset_error.3114592672 Dec 27 01:43:34 PM PST 23 Dec 27 01:50:46 PM PST 23 2977447046 ps
T760 /workspace/coverage/cover_reg_top/86.xbar_stress_all_with_rand_reset.740255772 Dec 27 01:49:37 PM PST 23 Dec 27 01:56:00 PM PST 23 2479234555 ps
T761 /workspace/coverage/cover_reg_top/39.xbar_smoke.1561442330 Dec 27 01:44:33 PM PST 23 Dec 27 01:44:43 PM PST 23 213951760 ps
T762 /workspace/coverage/cover_reg_top/47.xbar_smoke.712087539 Dec 27 01:45:32 PM PST 23 Dec 27 01:45:40 PM PST 23 135209326 ps
T763 /workspace/coverage/cover_reg_top/40.xbar_smoke.3266748387 Dec 27 01:45:26 PM PST 23 Dec 27 01:45:34 PM PST 23 51119271 ps
T764 /workspace/coverage/cover_reg_top/19.xbar_access_same_device_slow_rsp.674553800 Dec 27 01:42:26 PM PST 23 Dec 27 01:44:48 PM PST 23 8451454497 ps
T765 /workspace/coverage/cover_reg_top/78.xbar_smoke.3988563483 Dec 27 01:48:00 PM PST 23 Dec 27 01:48:09 PM PST 23 186751786 ps
T766 /workspace/coverage/cover_reg_top/26.xbar_same_source.2984695811 Dec 27 01:43:10 PM PST 23 Dec 27 01:43:46 PM PST 23 560311091 ps
T767 /workspace/coverage/cover_reg_top/5.xbar_smoke_slow_rsp.1765280007 Dec 27 01:40:30 PM PST 23 Dec 27 01:42:08 PM PST 23 5645870145 ps
T768 /workspace/coverage/cover_reg_top/55.xbar_stress_all.1207887119 Dec 27 01:46:58 PM PST 23 Dec 27 01:47:21 PM PST 23 574066952 ps
T1 /workspace/coverage/pad_ctrl_test_mode/1.chip_padctrl_attributes.2184787861 Dec 27 01:49:58 PM PST 23 Dec 27 01:55:15 PM PST 23 4793752000 ps
T2 /workspace/coverage/pad_ctrl_test_mode/8.chip_padctrl_attributes.203439147 Dec 27 01:49:40 PM PST 23 Dec 27 01:53:51 PM PST 23 4273009768 ps
T3 /workspace/coverage/pad_ctrl_test_mode/4.chip_padctrl_attributes.2448325526 Dec 27 01:49:52 PM PST 23 Dec 27 01:53:40 PM PST 23 4147355431 ps
T4 /workspace/coverage/pad_ctrl_test_mode/6.chip_padctrl_attributes.1646268611 Dec 27 01:49:41 PM PST 23 Dec 27 01:54:31 PM PST 23 5427735252 ps
T5 /workspace/coverage/pad_ctrl_test_mode/9.chip_padctrl_attributes.3655065200 Dec 27 01:49:40 PM PST 23 Dec 27 01:53:57 PM PST 23 5381867920 ps
T6 /workspace/coverage/pad_ctrl_test_mode/7.chip_padctrl_attributes.2643426253 Dec 27 01:49:39 PM PST 23 Dec 27 01:53:50 PM PST 23 4478259972 ps
T7 /workspace/coverage/pad_ctrl_test_mode/2.chip_padctrl_attributes.4247863539 Dec 27 01:49:53 PM PST 23 Dec 27 01:53:27 PM PST 23 4440414340 ps
T8 /workspace/coverage/pad_ctrl_test_mode/5.chip_padctrl_attributes.2832434992 Dec 27 01:49:50 PM PST 23 Dec 27 01:53:55 PM PST 23 4110166100 ps
T9 /workspace/coverage/pad_ctrl_test_mode/0.chip_padctrl_attributes.1873985637 Dec 27 01:50:06 PM PST 23 Dec 27 01:53:35 PM PST 23 5785178472 ps
T10 /workspace/coverage/pad_ctrl_test_mode/3.chip_padctrl_attributes.3249316073 Dec 27 01:49:51 PM PST 23 Dec 27 01:53:09 PM PST 23 4045323397 ps
T30 /workspace/coverage/default/0.chip_jtag_csr_rw.2627410327 Dec 27 01:50:43 PM PST 23 Dec 27 02:06:46 PM PST 23 9986082186 ps
T27 /workspace/coverage/default/0.chip_jtag_mem_access.507598713 Dec 27 01:51:12 PM PST 23 Dec 27 02:08:39 PM PST 23 13343166700 ps
T31 /workspace/coverage/default/1.chip_jtag_csr_rw.3698544781 Dec 27 01:52:08 PM PST 23 Dec 27 02:04:12 PM PST 23 9738017525 ps
T32 /workspace/coverage/default/2.chip_jtag_csr_rw.3953490171 Dec 27 01:53:15 PM PST 23 Dec 27 02:10:50 PM PST 23 11944400340 ps
T28 /workspace/coverage/default/2.chip_jtag_mem_access.3704911158 Dec 27 01:53:16 PM PST 23 Dec 27 02:09:17 PM PST 23 13530400756 ps
T29 /workspace/coverage/default/1.chip_jtag_mem_access.1277548454 Dec 27 01:52:07 PM PST 23 Dec 27 02:11:08 PM PST 23 13782178392 ps
T769 /workspace/coverage/cover_reg_top/65.xbar_same_source.337361786 Dec 27 01:47:07 PM PST 23 Dec 27 01:47:29 PM PST 23 235683843 ps
T770 /workspace/coverage/cover_reg_top/36.xbar_same_source.2553978998 Dec 27 01:44:46 PM PST 23 Dec 27 01:45:19 PM PST 23 465316538 ps
T771 /workspace/coverage/cover_reg_top/35.xbar_access_same_device.2624903078 Dec 27 01:44:47 PM PST 23 Dec 27 01:46:56 PM PST 23 2594094368 ps
T772 /workspace/coverage/cover_reg_top/5.xbar_stress_all_with_error.1235228799 Dec 27 01:41:16 PM PST 23 Dec 27 01:45:06 PM PST 23 5898742749 ps
T773 /workspace/coverage/cover_reg_top/65.xbar_random_zero_delays.4083391242 Dec 27 01:47:06 PM PST 23 Dec 27 01:47:18 PM PST 23 89905788 ps
T774 /workspace/coverage/cover_reg_top/12.xbar_smoke.3533538823 Dec 27 01:41:18 PM PST 23 Dec 27 01:41:24 PM PST 23 49261415 ps
T775 /workspace/coverage/cover_reg_top/75.xbar_same_source.1784447540 Dec 27 01:47:30 PM PST 23 Dec 27 01:47:41 PM PST 23 179678121 ps
T776 /workspace/coverage/cover_reg_top/46.xbar_stress_all_with_error.348039482 Dec 27 01:45:32 PM PST 23 Dec 27 01:47:34 PM PST 23 3593746527 ps
T777 /workspace/coverage/cover_reg_top/66.xbar_stress_all_with_rand_reset.4284062077 Dec 27 01:47:33 PM PST 23 Dec 27 01:49:58 PM PST 23 876677696 ps
T778 /workspace/coverage/cover_reg_top/56.xbar_smoke_slow_rsp.3832860073 Dec 27 01:47:05 PM PST 23 Dec 27 01:48:43 PM PST 23 5308256492 ps
T779 /workspace/coverage/cover_reg_top/15.xbar_smoke.545167309 Dec 27 01:41:46 PM PST 23 Dec 27 01:41:55 PM PST 23 206110177 ps
T780 /workspace/coverage/cover_reg_top/49.xbar_smoke_large_delays.2622003753 Dec 27 01:45:28 PM PST 23 Dec 27 01:46:32 PM PST 23 5788998818 ps
T781 /workspace/coverage/cover_reg_top/1.xbar_stress_all_with_rand_reset.3358861059 Dec 27 01:40:31 PM PST 23 Dec 27 01:49:17 PM PST 23 7231742966 ps
T782 /workspace/coverage/cover_reg_top/45.xbar_same_source.3907450559 Dec 27 01:45:20 PM PST 23 Dec 27 01:45:30 PM PST 23 83709945 ps
T783 /workspace/coverage/cover_reg_top/29.xbar_access_same_device.182177947 Dec 27 01:43:43 PM PST 23 Dec 27 01:44:44 PM PST 23 1772071124 ps
T784 /workspace/coverage/cover_reg_top/76.xbar_unmapped_addr.2748334650 Dec 27 01:47:39 PM PST 23 Dec 27 01:48:13 PM PST 23 228257472 ps
T785 /workspace/coverage/cover_reg_top/17.xbar_random_zero_delays.2114370658 Dec 27 01:43:04 PM PST 23 Dec 27 01:43:31 PM PST 23 300103663 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%