Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
86.37 88.78 85.73 70.11 86.46 88.35 98.80


Total test records in report: 1927
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html

T786 /workspace/coverage/cover_reg_top/49.xbar_error_and_unmapped_addr.2739446983 Dec 27 01:45:40 PM PST 23 Dec 27 01:46:10 PM PST 23 686970491 ps
T787 /workspace/coverage/cover_reg_top/24.xbar_access_same_device.492254570 Dec 27 01:43:02 PM PST 23 Dec 27 01:43:09 PM PST 23 20586636 ps
T788 /workspace/coverage/cover_reg_top/24.xbar_smoke_slow_rsp.2895365327 Dec 27 01:42:57 PM PST 23 Dec 27 01:44:26 PM PST 23 4991494740 ps
T789 /workspace/coverage/cover_reg_top/78.xbar_stress_all.3708649400 Dec 27 01:47:52 PM PST 23 Dec 27 01:56:05 PM PST 23 12387143990 ps
T790 /workspace/coverage/cover_reg_top/65.xbar_stress_all.3000491259 Dec 27 01:47:07 PM PST 23 Dec 27 01:51:10 PM PST 23 3306400566 ps
T791 /workspace/coverage/cover_reg_top/81.xbar_stress_all.1903127321 Dec 27 01:49:15 PM PST 23 Dec 27 01:55:49 PM PST 23 10897845870 ps
T792 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_error.1534960067 Dec 27 01:40:40 PM PST 23 Dec 27 01:45:04 PM PST 23 3230017250 ps
T793 /workspace/coverage/cover_reg_top/50.xbar_smoke.2938643271 Dec 27 01:46:09 PM PST 23 Dec 27 01:46:17 PM PST 23 141541206 ps
T794 /workspace/coverage/cover_reg_top/86.xbar_access_same_device.1682374685 Dec 27 01:49:31 PM PST 23 Dec 27 01:51:13 PM PST 23 2547481432 ps
T795 /workspace/coverage/cover_reg_top/2.xbar_random_slow_rsp.2374043899 Dec 27 01:40:31 PM PST 23 Dec 27 01:51:16 PM PST 23 37130578585 ps
T240 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_reset_error.3192749751 Dec 27 01:40:29 PM PST 23 Dec 27 01:47:39 PM PST 23 8597236107 ps
T796 /workspace/coverage/cover_reg_top/50.xbar_random_zero_delays.762961782 Dec 27 01:46:20 PM PST 23 Dec 27 01:47:04 PM PST 23 471235042 ps
T797 /workspace/coverage/cover_reg_top/64.xbar_access_same_device.3445529200 Dec 27 01:46:40 PM PST 23 Dec 27 01:47:07 PM PST 23 309273790 ps
T798 /workspace/coverage/cover_reg_top/95.xbar_stress_all_with_rand_reset.454322449 Dec 27 01:49:31 PM PST 23 Dec 27 01:51:47 PM PST 23 357917622 ps
T799 /workspace/coverage/cover_reg_top/35.xbar_random.551200765 Dec 27 01:45:19 PM PST 23 Dec 27 01:45:51 PM PST 23 369804303 ps
T800 /workspace/coverage/cover_reg_top/34.xbar_smoke_zero_delays.1582966159 Dec 27 01:44:33 PM PST 23 Dec 27 01:44:39 PM PST 23 44453843 ps
T801 /workspace/coverage/cover_reg_top/66.xbar_access_same_device_slow_rsp.3454651237 Dec 27 01:47:04 PM PST 23 Dec 27 02:04:35 PM PST 23 64047548631 ps
T802 /workspace/coverage/cover_reg_top/37.xbar_stress_all.373571392 Dec 27 01:45:00 PM PST 23 Dec 27 01:55:07 PM PST 23 15653755809 ps
T803 /workspace/coverage/cover_reg_top/43.xbar_random.236952081 Dec 27 01:44:57 PM PST 23 Dec 27 01:45:15 PM PST 23 356466740 ps
T804 /workspace/coverage/cover_reg_top/98.xbar_unmapped_addr.3113489750 Dec 27 01:49:45 PM PST 23 Dec 27 01:50:26 PM PST 23 875298791 ps
T69 /workspace/coverage/cover_reg_top/4.chip_csr_aliasing.3198445321 Dec 27 01:40:37 PM PST 23 Dec 27 02:40:50 PM PST 23 28598344672 ps
T805 /workspace/coverage/cover_reg_top/79.xbar_stress_all_with_reset_error.3677963115 Dec 27 01:48:41 PM PST 23 Dec 27 01:55:43 PM PST 23 9123457794 ps
T806 /workspace/coverage/cover_reg_top/67.xbar_random_slow_rsp.1681816528 Dec 27 01:47:51 PM PST 23 Dec 27 01:54:49 PM PST 23 24617626661 ps
T807 /workspace/coverage/cover_reg_top/90.xbar_random_zero_delays.4287671982 Dec 27 01:49:12 PM PST 23 Dec 27 01:49:25 PM PST 23 108881853 ps
T808 /workspace/coverage/cover_reg_top/48.xbar_random_zero_delays.999922030 Dec 27 01:45:38 PM PST 23 Dec 27 01:45:49 PM PST 23 93071567 ps
T809 /workspace/coverage/cover_reg_top/10.xbar_smoke_slow_rsp.1555666212 Dec 27 01:42:38 PM PST 23 Dec 27 01:44:21 PM PST 23 5550973362 ps
T810 /workspace/coverage/cover_reg_top/83.xbar_access_same_device_slow_rsp.2654350453 Dec 27 01:48:39 PM PST 23 Dec 27 02:20:03 PM PST 23 116025497266 ps
T230 /workspace/coverage/cover_reg_top/7.chip_tl_errors.1834520536 Dec 27 01:41:19 PM PST 23 Dec 27 01:44:53 PM PST 23 3653091045 ps
T317 /workspace/coverage/cover_reg_top/74.xbar_stress_all_with_reset_error.3490539418 Dec 27 01:48:00 PM PST 23 Dec 27 01:58:34 PM PST 23 6504496169 ps
T811 /workspace/coverage/cover_reg_top/66.xbar_unmapped_addr.323675738 Dec 27 01:47:07 PM PST 23 Dec 27 01:47:47 PM PST 23 331528797 ps
T812 /workspace/coverage/cover_reg_top/59.xbar_random_zero_delays.917161111 Dec 27 01:47:09 PM PST 23 Dec 27 01:47:21 PM PST 23 108868948 ps
T314 /workspace/coverage/cover_reg_top/9.xbar_stress_all_with_reset_error.68812269 Dec 27 01:41:44 PM PST 23 Dec 27 01:43:52 PM PST 23 539669337 ps
T813 /workspace/coverage/cover_reg_top/72.xbar_smoke_large_delays.974271291 Dec 27 01:47:59 PM PST 23 Dec 27 01:49:29 PM PST 23 8072560267 ps
T814 /workspace/coverage/cover_reg_top/31.xbar_stress_all.805986787 Dec 27 01:43:47 PM PST 23 Dec 27 01:51:18 PM PST 23 5581039092 ps
T815 /workspace/coverage/cover_reg_top/19.xbar_smoke_large_delays.858309253 Dec 27 01:43:17 PM PST 23 Dec 27 01:44:34 PM PST 23 7132155992 ps
T816 /workspace/coverage/cover_reg_top/56.xbar_stress_all_with_reset_error.3195617038 Dec 27 01:47:26 PM PST 23 Dec 27 01:49:37 PM PST 23 428070715 ps
T817 /workspace/coverage/cover_reg_top/1.xbar_stress_all.4212434616 Dec 27 01:40:32 PM PST 23 Dec 27 01:45:10 PM PST 23 7802420581 ps
T818 /workspace/coverage/cover_reg_top/97.xbar_access_same_device.4093598930 Dec 27 01:49:41 PM PST 23 Dec 27 01:50:51 PM PST 23 1738179133 ps
T819 /workspace/coverage/cover_reg_top/14.xbar_random.1021636211 Dec 27 01:41:53 PM PST 23 Dec 27 01:42:16 PM PST 23 214529153 ps
T820 /workspace/coverage/cover_reg_top/11.xbar_stress_all_with_error.3346688878 Dec 27 01:42:50 PM PST 23 Dec 27 01:45:00 PM PST 23 3731491027 ps
T821 /workspace/coverage/cover_reg_top/19.xbar_stress_all_with_rand_reset.2625877809 Dec 27 01:43:12 PM PST 23 Dec 27 01:45:23 PM PST 23 290717000 ps
T822 /workspace/coverage/cover_reg_top/86.xbar_random_zero_delays.2661570172 Dec 27 01:49:57 PM PST 23 Dec 27 01:50:29 PM PST 23 387018930 ps
T823 /workspace/coverage/cover_reg_top/42.xbar_smoke.290832966 Dec 27 01:44:45 PM PST 23 Dec 27 01:44:56 PM PST 23 266621220 ps
T824 /workspace/coverage/cover_reg_top/26.xbar_unmapped_addr.609790789 Dec 27 01:42:58 PM PST 23 Dec 27 01:43:24 PM PST 23 238665118 ps
T825 /workspace/coverage/cover_reg_top/35.xbar_same_source.669836068 Dec 27 01:44:50 PM PST 23 Dec 27 01:45:39 PM PST 23 1569468810 ps
T826 /workspace/coverage/cover_reg_top/75.xbar_stress_all.73115400 Dec 27 01:47:39 PM PST 23 Dec 27 01:49:35 PM PST 23 2970150510 ps
T827 /workspace/coverage/cover_reg_top/72.xbar_access_same_device_slow_rsp.948997189 Dec 27 01:47:30 PM PST 23 Dec 27 02:03:30 PM PST 23 52134643851 ps
T828 /workspace/coverage/cover_reg_top/12.xbar_random_large_delays.1498963754 Dec 27 01:42:14 PM PST 23 Dec 27 01:52:39 PM PST 23 57500263110 ps
T829 /workspace/coverage/cover_reg_top/49.xbar_access_same_device.4241133802 Dec 27 01:45:42 PM PST 23 Dec 27 01:46:53 PM PST 23 1861743986 ps
T830 /workspace/coverage/cover_reg_top/64.xbar_error_random.3176458401 Dec 27 01:46:46 PM PST 23 Dec 27 01:47:29 PM PST 23 1458437486 ps
T831 /workspace/coverage/cover_reg_top/27.xbar_same_source.2921893836 Dec 27 01:43:16 PM PST 23 Dec 27 01:43:44 PM PST 23 370713372 ps
T832 /workspace/coverage/cover_reg_top/67.xbar_smoke_large_delays.668934192 Dec 27 01:47:33 PM PST 23 Dec 27 01:48:40 PM PST 23 6115535191 ps
T833 /workspace/coverage/cover_reg_top/22.xbar_random.3220628630 Dec 27 01:42:54 PM PST 23 Dec 27 01:43:12 PM PST 23 152210979 ps
T834 /workspace/coverage/cover_reg_top/23.xbar_access_same_device_slow_rsp.739670358 Dec 27 01:42:57 PM PST 23 Dec 27 02:18:51 PM PST 23 122157389275 ps
T835 /workspace/coverage/cover_reg_top/42.xbar_same_source.1981461721 Dec 27 01:44:48 PM PST 23 Dec 27 01:46:01 PM PST 23 2531824240 ps
T836 /workspace/coverage/cover_reg_top/74.xbar_smoke_large_delays.3410421779 Dec 27 01:47:38 PM PST 23 Dec 27 01:49:22 PM PST 23 8595558669 ps
T837 /workspace/coverage/cover_reg_top/43.xbar_random_zero_delays.1109707386 Dec 27 01:44:46 PM PST 23 Dec 27 01:45:16 PM PST 23 318953077 ps
T838 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_rand_reset.2414417206 Dec 27 01:47:28 PM PST 23 Dec 27 01:50:08 PM PST 23 324107533 ps
T839 /workspace/coverage/cover_reg_top/48.xbar_stress_all_with_error.1043062665 Dec 27 01:45:17 PM PST 23 Dec 27 01:48:10 PM PST 23 2171906393 ps
T840 /workspace/coverage/cover_reg_top/2.xbar_error_and_unmapped_addr.2323276215 Dec 27 01:40:23 PM PST 23 Dec 27 01:40:42 PM PST 23 201389290 ps
T841 /workspace/coverage/cover_reg_top/58.xbar_smoke_slow_rsp.723963673 Dec 27 01:46:34 PM PST 23 Dec 27 01:47:58 PM PST 23 5467131925 ps
T842 /workspace/coverage/cover_reg_top/39.xbar_smoke_large_delays.616200884 Dec 27 01:44:31 PM PST 23 Dec 27 01:46:05 PM PST 23 9077694531 ps
T843 /workspace/coverage/cover_reg_top/20.xbar_unmapped_addr.74090136 Dec 27 01:43:02 PM PST 23 Dec 27 01:43:42 PM PST 23 998482942 ps
T844 /workspace/coverage/cover_reg_top/56.xbar_stress_all_with_error.2380971217 Dec 27 01:47:29 PM PST 23 Dec 27 01:48:46 PM PST 23 1037936075 ps
T845 /workspace/coverage/cover_reg_top/29.xbar_same_source.3858513116 Dec 27 01:43:56 PM PST 23 Dec 27 01:44:12 PM PST 23 205875064 ps
T846 /workspace/coverage/cover_reg_top/22.xbar_smoke_large_delays.2529212295 Dec 27 01:43:00 PM PST 23 Dec 27 01:44:38 PM PST 23 8633387374 ps
T847 /workspace/coverage/cover_reg_top/70.xbar_smoke_slow_rsp.369365769 Dec 27 01:47:32 PM PST 23 Dec 27 01:49:19 PM PST 23 6457401272 ps
T848 /workspace/coverage/cover_reg_top/45.xbar_error_and_unmapped_addr.3601001770 Dec 27 01:44:57 PM PST 23 Dec 27 01:45:30 PM PST 23 290358618 ps
T849 /workspace/coverage/cover_reg_top/43.xbar_stress_all_with_rand_reset.3699119418 Dec 27 01:44:46 PM PST 23 Dec 27 01:47:35 PM PST 23 493991751 ps
T850 /workspace/coverage/cover_reg_top/66.xbar_stress_all.1004613127 Dec 27 01:47:25 PM PST 23 Dec 27 01:49:54 PM PST 23 4010835548 ps
T851 /workspace/coverage/cover_reg_top/75.xbar_access_same_device.3453230672 Dec 27 01:47:40 PM PST 23 Dec 27 01:48:52 PM PST 23 1667548432 ps
T852 /workspace/coverage/cover_reg_top/32.xbar_same_source.3045692267 Dec 27 01:44:08 PM PST 23 Dec 27 01:44:39 PM PST 23 381920330 ps
T853 /workspace/coverage/cover_reg_top/37.xbar_random_slow_rsp.3193008258 Dec 27 01:44:34 PM PST 23 Dec 27 01:53:46 PM PST 23 28839174625 ps
T854 /workspace/coverage/cover_reg_top/97.xbar_random.2316031020 Dec 27 01:49:35 PM PST 23 Dec 27 01:50:37 PM PST 23 1507118068 ps
T855 /workspace/coverage/cover_reg_top/24.xbar_random_zero_delays.3598121240 Dec 27 01:42:56 PM PST 23 Dec 27 01:43:35 PM PST 23 428913549 ps
T856 /workspace/coverage/cover_reg_top/77.xbar_random_large_delays.3619314682 Dec 27 01:47:45 PM PST 23 Dec 27 01:55:55 PM PST 23 44763898289 ps
T857 /workspace/coverage/cover_reg_top/11.xbar_random_large_delays.2878902100 Dec 27 01:42:12 PM PST 23 Dec 27 01:57:49 PM PST 23 82569678416 ps
T858 /workspace/coverage/cover_reg_top/65.xbar_stress_all_with_reset_error.4157990934 Dec 27 01:47:26 PM PST 23 Dec 27 01:47:52 PM PST 23 98729192 ps
T859 /workspace/coverage/cover_reg_top/15.xbar_random_slow_rsp.2348427066 Dec 27 01:41:54 PM PST 23 Dec 27 01:53:26 PM PST 23 39245936485 ps
T860 /workspace/coverage/cover_reg_top/75.xbar_random.4086037693 Dec 27 01:47:55 PM PST 23 Dec 27 01:48:47 PM PST 23 1460094450 ps
T861 /workspace/coverage/cover_reg_top/23.xbar_access_same_device.268537427 Dec 27 01:43:19 PM PST 23 Dec 27 01:44:04 PM PST 23 1111348642 ps
T862 /workspace/coverage/cover_reg_top/24.xbar_error_random.3277047451 Dec 27 01:42:53 PM PST 23 Dec 27 01:44:09 PM PST 23 2135549864 ps
T59 /workspace/coverage/cover_reg_top/3.chip_same_csr_outstanding.1299133900 Dec 27 01:40:23 PM PST 23 Dec 27 02:26:29 PM PST 23 31315504371 ps
T863 /workspace/coverage/cover_reg_top/12.xbar_same_source.703479762 Dec 27 01:41:47 PM PST 23 Dec 27 01:42:49 PM PST 23 1988888315 ps
T864 /workspace/coverage/cover_reg_top/50.xbar_random_large_delays.2761474757 Dec 27 01:46:21 PM PST 23 Dec 27 01:59:44 PM PST 23 71603650943 ps
T865 /workspace/coverage/cover_reg_top/97.xbar_smoke_large_delays.330652063 Dec 27 01:49:42 PM PST 23 Dec 27 01:51:28 PM PST 23 9625043091 ps
T866 /workspace/coverage/cover_reg_top/46.xbar_smoke_zero_delays.3218032270 Dec 27 01:45:23 PM PST 23 Dec 27 01:45:30 PM PST 23 44743032 ps
T867 /workspace/coverage/cover_reg_top/27.xbar_error_and_unmapped_addr.3001317216 Dec 27 01:43:18 PM PST 23 Dec 27 01:43:59 PM PST 23 1044292267 ps
T868 /workspace/coverage/cover_reg_top/9.chip_tl_errors.3877247760 Dec 27 01:41:15 PM PST 23 Dec 27 01:43:54 PM PST 23 3176183660 ps
T869 /workspace/coverage/cover_reg_top/12.chip_csr_rw.831645771 Dec 27 01:42:08 PM PST 23 Dec 27 01:51:42 PM PST 23 5540914780 ps
T870 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_rand_reset.2060258326 Dec 27 01:46:17 PM PST 23 Dec 27 01:53:19 PM PST 23 3362444065 ps
T871 /workspace/coverage/cover_reg_top/85.xbar_random_large_delays.2131982321 Dec 27 01:48:38 PM PST 23 Dec 27 01:50:46 PM PST 23 11557199863 ps
T872 /workspace/coverage/cover_reg_top/25.xbar_smoke_large_delays.2153728803 Dec 27 01:43:17 PM PST 23 Dec 27 01:44:46 PM PST 23 7782612850 ps
T873 /workspace/coverage/cover_reg_top/80.xbar_smoke.1523359049 Dec 27 01:49:04 PM PST 23 Dec 27 01:49:13 PM PST 23 169815641 ps
T874 /workspace/coverage/cover_reg_top/84.xbar_random_zero_delays.162779744 Dec 27 01:48:53 PM PST 23 Dec 27 01:49:43 PM PST 23 615199086 ps
T875 /workspace/coverage/cover_reg_top/81.xbar_random.684449388 Dec 27 01:49:42 PM PST 23 Dec 27 01:50:45 PM PST 23 1703471409 ps
T876 /workspace/coverage/cover_reg_top/91.xbar_stress_all.2406300129 Dec 27 01:49:28 PM PST 23 Dec 27 01:55:27 PM PST 23 9519878605 ps
T877 /workspace/coverage/cover_reg_top/49.xbar_error_random.3625330644 Dec 27 01:45:58 PM PST 23 Dec 27 01:46:36 PM PST 23 1127249113 ps
T878 /workspace/coverage/cover_reg_top/55.xbar_random_large_delays.1346448541 Dec 27 01:46:19 PM PST 23 Dec 27 01:55:16 PM PST 23 47518960278 ps
T261 /workspace/coverage/cover_reg_top/13.chip_tl_errors.2281265736 Dec 27 01:42:13 PM PST 23 Dec 27 01:46:08 PM PST 23 4086852480 ps
T879 /workspace/coverage/cover_reg_top/74.xbar_stress_all.2481731023 Dec 27 01:48:02 PM PST 23 Dec 27 01:50:35 PM PST 23 1984782364 ps
T880 /workspace/coverage/cover_reg_top/30.xbar_unmapped_addr.1182630823 Dec 27 01:43:56 PM PST 23 Dec 27 01:44:53 PM PST 23 1444846408 ps
T881 /workspace/coverage/cover_reg_top/84.xbar_smoke_slow_rsp.66570959 Dec 27 01:48:56 PM PST 23 Dec 27 01:50:07 PM PST 23 4519761284 ps
T882 /workspace/coverage/cover_reg_top/60.xbar_error_random.591917824 Dec 27 01:46:34 PM PST 23 Dec 27 01:47:05 PM PST 23 907469914 ps
T883 /workspace/coverage/cover_reg_top/53.xbar_random.1274527063 Dec 27 01:45:49 PM PST 23 Dec 27 01:46:39 PM PST 23 549413753 ps
T884 /workspace/coverage/cover_reg_top/84.xbar_smoke.2738102079 Dec 27 01:49:03 PM PST 23 Dec 27 01:49:13 PM PST 23 201425520 ps
T885 /workspace/coverage/cover_reg_top/10.xbar_random_zero_delays.2897933469 Dec 27 01:41:18 PM PST 23 Dec 27 01:41:34 PM PST 23 162885965 ps
T886 /workspace/coverage/cover_reg_top/75.xbar_smoke_large_delays.4274418996 Dec 27 01:47:50 PM PST 23 Dec 27 01:49:20 PM PST 23 8316155857 ps
T887 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_error.1386567767 Dec 27 01:47:27 PM PST 23 Dec 27 01:48:04 PM PST 23 575131192 ps
T888 /workspace/coverage/cover_reg_top/89.xbar_stress_all.3671296442 Dec 27 01:49:50 PM PST 23 Dec 27 01:52:13 PM PST 23 3814963088 ps
T889 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_reset_error.689535080 Dec 27 01:46:00 PM PST 23 Dec 27 01:47:42 PM PST 23 393199694 ps
T890 /workspace/coverage/cover_reg_top/92.xbar_access_same_device.3539120159 Dec 27 01:49:32 PM PST 23 Dec 27 01:49:53 PM PST 23 391959698 ps
T891 /workspace/coverage/cover_reg_top/14.xbar_random_large_delays.1781534977 Dec 27 01:42:10 PM PST 23 Dec 27 01:59:22 PM PST 23 93639365806 ps
T892 /workspace/coverage/cover_reg_top/40.xbar_random_zero_delays.1139603476 Dec 27 01:45:00 PM PST 23 Dec 27 01:45:26 PM PST 23 273269547 ps
T893 /workspace/coverage/cover_reg_top/57.xbar_random_zero_delays.238075349 Dec 27 01:46:18 PM PST 23 Dec 27 01:47:08 PM PST 23 532536440 ps
T894 /workspace/coverage/cover_reg_top/55.xbar_unmapped_addr.358892146 Dec 27 01:46:31 PM PST 23 Dec 27 01:46:40 PM PST 23 130219456 ps
T895 /workspace/coverage/cover_reg_top/59.xbar_stress_all.3512569253 Dec 27 01:46:30 PM PST 23 Dec 27 01:50:40 PM PST 23 5548484051 ps
T896 /workspace/coverage/cover_reg_top/48.xbar_random_slow_rsp.365897013 Dec 27 01:45:28 PM PST 23 Dec 27 02:00:26 PM PST 23 51667635859 ps
T897 /workspace/coverage/cover_reg_top/46.xbar_smoke_large_delays.364731457 Dec 27 01:45:33 PM PST 23 Dec 27 01:46:31 PM PST 23 5605365683 ps
T898 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_error.2128468946 Dec 27 01:49:38 PM PST 23 Dec 27 01:56:58 PM PST 23 13367263469 ps
T899 /workspace/coverage/cover_reg_top/65.xbar_access_same_device_slow_rsp.1377731051 Dec 27 01:47:05 PM PST 23 Dec 27 01:55:18 PM PST 23 28934039813 ps
T900 /workspace/coverage/cover_reg_top/0.xbar_same_source.3607082156 Dec 27 01:40:28 PM PST 23 Dec 27 01:40:59 PM PST 23 385110626 ps
T901 /workspace/coverage/cover_reg_top/91.xbar_unmapped_addr.3336142645 Dec 27 01:49:29 PM PST 23 Dec 27 01:50:09 PM PST 23 1010492099 ps
T902 /workspace/coverage/cover_reg_top/8.xbar_random_slow_rsp.904482491 Dec 27 01:41:44 PM PST 23 Dec 27 01:51:06 PM PST 23 31481936062 ps
T903 /workspace/coverage/cover_reg_top/10.xbar_error_and_unmapped_addr.3170811211 Dec 27 01:42:38 PM PST 23 Dec 27 01:42:54 PM PST 23 102777540 ps
T904 /workspace/coverage/cover_reg_top/26.xbar_smoke.1225144188 Dec 27 01:42:59 PM PST 23 Dec 27 01:43:09 PM PST 23 190902389 ps
T905 /workspace/coverage/cover_reg_top/34.xbar_random_zero_delays.2613887373 Dec 27 01:44:08 PM PST 23 Dec 27 01:44:21 PM PST 23 135335979 ps
T906 /workspace/coverage/cover_reg_top/28.xbar_random.919717428 Dec 27 01:43:01 PM PST 23 Dec 27 01:43:09 PM PST 23 102910399 ps
T907 /workspace/coverage/cover_reg_top/55.xbar_random_zero_delays.735439187 Dec 27 01:46:08 PM PST 23 Dec 27 01:46:39 PM PST 23 348714713 ps
T908 /workspace/coverage/cover_reg_top/44.xbar_smoke_large_delays.2623294730 Dec 27 01:44:46 PM PST 23 Dec 27 01:46:16 PM PST 23 8238650922 ps
T909 /workspace/coverage/cover_reg_top/15.xbar_smoke_slow_rsp.2194656416 Dec 27 01:42:10 PM PST 23 Dec 27 01:43:10 PM PST 23 3424962424 ps
T910 /workspace/coverage/cover_reg_top/26.xbar_smoke_zero_delays.1204532895 Dec 27 01:43:04 PM PST 23 Dec 27 01:43:11 PM PST 23 46340021 ps
T911 /workspace/coverage/cover_reg_top/0.xbar_stress_all.1025846276 Dec 27 01:40:28 PM PST 23 Dec 27 01:42:03 PM PST 23 1190553384 ps
T912 /workspace/coverage/cover_reg_top/50.xbar_error_random.2413410239 Dec 27 01:45:40 PM PST 23 Dec 27 01:46:09 PM PST 23 773562686 ps
T913 /workspace/coverage/cover_reg_top/76.xbar_smoke_large_delays.1751343122 Dec 27 01:47:35 PM PST 23 Dec 27 01:49:13 PM PST 23 8534960954 ps
T914 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_error.1997194979 Dec 27 01:46:08 PM PST 23 Dec 27 01:47:46 PM PST 23 986738374 ps
T915 /workspace/coverage/cover_reg_top/18.xbar_smoke_large_delays.835712825 Dec 27 01:42:12 PM PST 23 Dec 27 01:43:47 PM PST 23 8776319110 ps
T916 /workspace/coverage/cover_reg_top/26.xbar_stress_all.2747812131 Dec 27 01:43:21 PM PST 23 Dec 27 01:45:08 PM PST 23 1463148623 ps
T917 /workspace/coverage/cover_reg_top/98.xbar_random_zero_delays.2407947410 Dec 27 01:49:45 PM PST 23 Dec 27 01:50:24 PM PST 23 446789386 ps
T918 /workspace/coverage/cover_reg_top/31.xbar_error_random.2625943105 Dec 27 01:43:31 PM PST 23 Dec 27 01:43:50 PM PST 23 203781825 ps
T919 /workspace/coverage/cover_reg_top/77.xbar_access_same_device_slow_rsp.1256786163 Dec 27 01:47:50 PM PST 23 Dec 27 02:09:24 PM PST 23 75787322124 ps
T920 /workspace/coverage/cover_reg_top/47.xbar_same_source.1973016546 Dec 27 01:44:56 PM PST 23 Dec 27 01:46:07 PM PST 23 2168155058 ps
T921 /workspace/coverage/cover_reg_top/30.xbar_random_slow_rsp.739092549 Dec 27 01:43:58 PM PST 23 Dec 27 01:49:52 PM PST 23 20508947383 ps
T104 /workspace/coverage/cover_reg_top/7.xbar_error_random.1917195414 Dec 27 01:41:17 PM PST 23 Dec 27 01:42:30 PM PST 23 2069839712 ps
T922 /workspace/coverage/cover_reg_top/21.xbar_random.3520368220 Dec 27 01:42:14 PM PST 23 Dec 27 01:43:09 PM PST 23 622511335 ps
T923 /workspace/coverage/cover_reg_top/37.xbar_unmapped_addr.967515130 Dec 27 01:44:44 PM PST 23 Dec 27 01:44:55 PM PST 23 73118105 ps
T924 /workspace/coverage/cover_reg_top/85.xbar_access_same_device_slow_rsp.149707054 Dec 27 01:49:15 PM PST 23 Dec 27 02:10:21 PM PST 23 69421524201 ps
T925 /workspace/coverage/cover_reg_top/32.xbar_stress_all.1697638421 Dec 27 01:44:09 PM PST 23 Dec 27 01:45:39 PM PST 23 1340656141 ps
T926 /workspace/coverage/cover_reg_top/84.xbar_smoke_large_delays.2287054941 Dec 27 01:48:40 PM PST 23 Dec 27 01:50:07 PM PST 23 7974989416 ps
T927 /workspace/coverage/cover_reg_top/25.xbar_unmapped_addr.279840409 Dec 27 01:43:00 PM PST 23 Dec 27 01:43:14 PM PST 23 194165584 ps
T928 /workspace/coverage/cover_reg_top/92.xbar_smoke_large_delays.2682268980 Dec 27 01:49:42 PM PST 23 Dec 27 01:51:20 PM PST 23 9130747576 ps
T929 /workspace/coverage/cover_reg_top/13.xbar_random_zero_delays.1081738351 Dec 27 01:42:11 PM PST 23 Dec 27 01:42:53 PM PST 23 497677342 ps
T930 /workspace/coverage/cover_reg_top/0.xbar_random_zero_delays.1868235905 Dec 27 01:40:29 PM PST 23 Dec 27 01:41:02 PM PST 23 393316638 ps
T931 /workspace/coverage/cover_reg_top/33.xbar_stress_all_with_error.2145773073 Dec 27 01:44:30 PM PST 23 Dec 27 01:49:53 PM PST 23 9370976726 ps
T932 /workspace/coverage/cover_reg_top/35.xbar_smoke_zero_delays.4186516708 Dec 27 01:45:21 PM PST 23 Dec 27 01:45:29 PM PST 23 49837860 ps
T933 /workspace/coverage/cover_reg_top/63.xbar_smoke_slow_rsp.2491281866 Dec 27 01:47:32 PM PST 23 Dec 27 01:48:47 PM PST 23 4065043980 ps
T934 /workspace/coverage/cover_reg_top/77.xbar_smoke.1068671965 Dec 27 01:47:57 PM PST 23 Dec 27 01:48:06 PM PST 23 157502174 ps
T935 /workspace/coverage/cover_reg_top/11.xbar_access_same_device_slow_rsp.1080288324 Dec 27 01:41:47 PM PST 23 Dec 27 02:03:06 PM PST 23 83293867541 ps
T936 /workspace/coverage/cover_reg_top/62.xbar_smoke_large_delays.881677823 Dec 27 01:46:35 PM PST 23 Dec 27 01:48:01 PM PST 23 8071891852 ps
T937 /workspace/coverage/cover_reg_top/48.xbar_access_same_device.2444319985 Dec 27 01:45:38 PM PST 23 Dec 27 01:46:37 PM PST 23 845083046 ps
T938 /workspace/coverage/cover_reg_top/81.xbar_same_source.649350505 Dec 27 01:49:08 PM PST 23 Dec 27 01:49:47 PM PST 23 1351711691 ps
T939 /workspace/coverage/cover_reg_top/2.xbar_smoke_slow_rsp.42617125 Dec 27 01:40:37 PM PST 23 Dec 27 01:41:44 PM PST 23 4273005531 ps
T940 /workspace/coverage/cover_reg_top/4.xbar_error_and_unmapped_addr.2732608081 Dec 27 01:40:40 PM PST 23 Dec 27 01:41:01 PM PST 23 504266990 ps
T941 /workspace/coverage/cover_reg_top/0.xbar_random.3324915614 Dec 27 01:40:37 PM PST 23 Dec 27 01:41:01 PM PST 23 604745638 ps
T942 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_reset_error.2210620234 Dec 27 01:49:34 PM PST 23 Dec 27 01:59:58 PM PST 23 12513347642 ps
T943 /workspace/coverage/cover_reg_top/62.xbar_stress_all_with_error.847340497 Dec 27 01:47:25 PM PST 23 Dec 27 01:48:34 PM PST 23 852426986 ps
T944 /workspace/coverage/cover_reg_top/16.xbar_stress_all_with_rand_reset.1194774219 Dec 27 01:42:14 PM PST 23 Dec 27 01:43:43 PM PST 23 332144095 ps
T945 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_reset_error.2319671434 Dec 27 01:43:04 PM PST 23 Dec 27 01:50:31 PM PST 23 10549598769 ps
T946 /workspace/coverage/cover_reg_top/34.xbar_stress_all_with_error.620035266 Dec 27 01:44:42 PM PST 23 Dec 27 01:47:38 PM PST 23 4643086353 ps
T947 /workspace/coverage/cover_reg_top/82.xbar_smoke_large_delays.770640095 Dec 27 01:49:42 PM PST 23 Dec 27 01:51:02 PM PST 23 7146837143 ps
T948 /workspace/coverage/cover_reg_top/21.xbar_stress_all_with_rand_reset.1951432688 Dec 27 01:43:01 PM PST 23 Dec 27 01:43:39 PM PST 23 102484772 ps
T949 /workspace/coverage/cover_reg_top/61.xbar_error_and_unmapped_addr.460542565 Dec 27 01:46:30 PM PST 23 Dec 27 01:47:15 PM PST 23 1052336955 ps
T950 /workspace/coverage/cover_reg_top/53.xbar_error_and_unmapped_addr.1604685355 Dec 27 01:45:55 PM PST 23 Dec 27 01:46:13 PM PST 23 162085426 ps
T318 /workspace/coverage/cover_reg_top/48.xbar_stress_all_with_reset_error.4085703282 Dec 27 01:45:27 PM PST 23 Dec 27 01:47:30 PM PST 23 708951915 ps
T951 /workspace/coverage/cover_reg_top/6.chip_csr_mem_rw_with_rand_reset.3132578658 Dec 27 01:41:20 PM PST 23 Dec 27 01:45:07 PM PST 23 5997370294 ps
T952 /workspace/coverage/cover_reg_top/98.xbar_error_random.4060040101 Dec 27 01:49:37 PM PST 23 Dec 27 01:50:08 PM PST 23 721668743 ps
T953 /workspace/coverage/cover_reg_top/17.xbar_stress_all.1396151032 Dec 27 01:43:10 PM PST 23 Dec 27 01:45:58 PM PST 23 4452642929 ps
T954 /workspace/coverage/cover_reg_top/62.xbar_random.4160945436 Dec 27 01:47:23 PM PST 23 Dec 27 01:47:58 PM PST 23 916174669 ps
T955 /workspace/coverage/cover_reg_top/68.xbar_access_same_device.4167178794 Dec 27 01:47:30 PM PST 23 Dec 27 01:48:36 PM PST 23 891548618 ps
T956 /workspace/coverage/cover_reg_top/77.xbar_stress_all_with_error.2246488577 Dec 27 01:47:47 PM PST 23 Dec 27 01:52:05 PM PST 23 3195958419 ps
T957 /workspace/coverage/cover_reg_top/38.xbar_random.570782583 Dec 27 01:44:44 PM PST 23 Dec 27 01:45:05 PM PST 23 193507155 ps
T958 /workspace/coverage/cover_reg_top/2.xbar_random.2476903864 Dec 27 01:40:29 PM PST 23 Dec 27 01:40:40 PM PST 23 88731161 ps
T60 /workspace/coverage/cover_reg_top/9.chip_csr_rw.3198487536 Dec 27 01:41:23 PM PST 23 Dec 27 01:49:39 PM PST 23 4889458456 ps
T959 /workspace/coverage/cover_reg_top/42.xbar_stress_all.1049971095 Dec 27 01:44:47 PM PST 23 Dec 27 01:51:47 PM PST 23 10720380946 ps
T960 /workspace/coverage/cover_reg_top/4.xbar_random_large_delays.1878959579 Dec 27 01:40:33 PM PST 23 Dec 27 01:46:16 PM PST 23 30449655495 ps
T330 /workspace/coverage/cover_reg_top/97.xbar_stress_all_with_reset_error.2759472099 Dec 27 01:49:31 PM PST 23 Dec 27 01:57:26 PM PST 23 13302859089 ps
T961 /workspace/coverage/cover_reg_top/64.xbar_same_source.956057518 Dec 27 01:46:45 PM PST 23 Dec 27 01:47:00 PM PST 23 407553922 ps
T962 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_reset_error.905253103 Dec 27 01:40:39 PM PST 23 Dec 27 01:40:55 PM PST 23 15207051 ps
T963 /workspace/coverage/cover_reg_top/94.xbar_random_slow_rsp.2499401412 Dec 27 01:49:30 PM PST 23 Dec 27 02:00:27 PM PST 23 38555140086 ps
T964 /workspace/coverage/cover_reg_top/60.xbar_random.3212089974 Dec 27 01:46:37 PM PST 23 Dec 27 01:47:34 PM PST 23 1485106470 ps
T965 /workspace/coverage/cover_reg_top/46.xbar_error_and_unmapped_addr.280618137 Dec 27 01:44:52 PM PST 23 Dec 27 01:45:04 PM PST 23 75901599 ps
T966 /workspace/coverage/cover_reg_top/48.xbar_smoke_slow_rsp.1599189352 Dec 27 01:45:41 PM PST 23 Dec 27 01:46:39 PM PST 23 3258434125 ps
T967 /workspace/coverage/cover_reg_top/1.chip_csr_rw.1975670693 Dec 27 01:40:34 PM PST 23 Dec 27 01:49:14 PM PST 23 5446163484 ps
T968 /workspace/coverage/cover_reg_top/55.xbar_smoke_slow_rsp.210478863 Dec 27 01:45:59 PM PST 23 Dec 27 01:47:26 PM PST 23 4995083785 ps
T969 /workspace/coverage/cover_reg_top/64.xbar_random_large_delays.1494552834 Dec 27 01:47:04 PM PST 23 Dec 27 01:54:26 PM PST 23 40591685477 ps
T970 /workspace/coverage/cover_reg_top/85.xbar_stress_all.552076044 Dec 27 01:49:05 PM PST 23 Dec 27 01:50:39 PM PST 23 2141600150 ps
T971 /workspace/coverage/cover_reg_top/57.xbar_same_source.2282122049 Dec 27 01:46:18 PM PST 23 Dec 27 01:46:36 PM PST 23 488401489 ps
T972 /workspace/coverage/cover_reg_top/74.xbar_smoke_zero_delays.1291324252 Dec 27 01:47:36 PM PST 23 Dec 27 01:47:45 PM PST 23 43327518 ps
T973 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_rand_reset.523937201 Dec 27 01:40:40 PM PST 23 Dec 27 01:51:48 PM PST 23 10633373807 ps
T974 /workspace/coverage/cover_reg_top/9.xbar_smoke_zero_delays.2418186645 Dec 27 01:41:20 PM PST 23 Dec 27 01:41:27 PM PST 23 49170057 ps
T975 /workspace/coverage/cover_reg_top/63.xbar_smoke_large_delays.4191936058 Dec 27 01:47:27 PM PST 23 Dec 27 01:48:55 PM PST 23 7819119565 ps
T976 /workspace/coverage/cover_reg_top/45.xbar_error_random.825712018 Dec 27 01:44:54 PM PST 23 Dec 27 01:45:59 PM PST 23 1690579802 ps
T977 /workspace/coverage/cover_reg_top/32.xbar_access_same_device_slow_rsp.118246954 Dec 27 01:43:59 PM PST 23 Dec 27 02:01:01 PM PST 23 58738014736 ps
T978 /workspace/coverage/cover_reg_top/74.xbar_same_source.612033627 Dec 27 01:47:52 PM PST 23 Dec 27 01:48:28 PM PST 23 532777530 ps
T979 /workspace/coverage/cover_reg_top/1.xbar_access_same_device.51735880 Dec 27 01:40:24 PM PST 23 Dec 27 01:42:06 PM PST 23 2356193256 ps
T980 /workspace/coverage/cover_reg_top/98.xbar_same_source.3982364898 Dec 27 01:49:44 PM PST 23 Dec 27 01:50:39 PM PST 23 1789338129 ps
T981 /workspace/coverage/cover_reg_top/5.xbar_same_source.3356438208 Dec 27 01:40:33 PM PST 23 Dec 27 01:41:08 PM PST 23 421521787 ps
T982 /workspace/coverage/cover_reg_top/55.xbar_random.3531811835 Dec 27 01:46:12 PM PST 23 Dec 27 01:47:03 PM PST 23 575372045 ps
T107 /workspace/coverage/cover_reg_top/2.chip_same_csr_outstanding.1377516900 Dec 27 01:40:34 PM PST 23 Dec 27 02:11:01 PM PST 23 15056239508 ps
T983 /workspace/coverage/cover_reg_top/8.xbar_smoke.2895575259 Dec 27 01:42:54 PM PST 23 Dec 27 01:43:02 PM PST 23 49033955 ps
T984 /workspace/coverage/cover_reg_top/69.xbar_random_large_delays.4232307636 Dec 27 01:47:25 PM PST 23 Dec 27 01:57:29 PM PST 23 55402157247 ps
T985 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_rand_reset.3564034112 Dec 27 01:42:56 PM PST 23 Dec 27 01:48:43 PM PST 23 2466663127 ps
T986 /workspace/coverage/cover_reg_top/80.xbar_same_source.4043149710 Dec 27 01:49:28 PM PST 23 Dec 27 01:50:05 PM PST 23 514158191 ps
T258 /workspace/coverage/cover_reg_top/11.chip_tl_errors.3454101131 Dec 27 01:42:51 PM PST 23 Dec 27 01:48:24 PM PST 23 4866313441 ps
T987 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_error.1461835638 Dec 27 01:48:15 PM PST 23 Dec 27 01:57:07 PM PST 23 14846799362 ps
T334 /workspace/coverage/cover_reg_top/67.xbar_stress_all_with_reset_error.1711794134 Dec 27 01:47:09 PM PST 23 Dec 27 01:50:12 PM PST 23 479940881 ps
T988 /workspace/coverage/cover_reg_top/72.xbar_stress_all.1635634332 Dec 27 01:47:24 PM PST 23 Dec 27 01:51:32 PM PST 23 6466250697 ps
T989 /workspace/coverage/cover_reg_top/98.xbar_random_large_delays.2409238963 Dec 27 01:49:42 PM PST 23 Dec 27 01:55:51 PM PST 23 36967116650 ps
T990 /workspace/coverage/cover_reg_top/6.xbar_same_source.1372206166 Dec 27 01:41:42 PM PST 23 Dec 27 01:42:20 PM PST 23 1339063017 ps
T991 /workspace/coverage/cover_reg_top/30.xbar_same_source.3646834239 Dec 27 01:43:32 PM PST 23 Dec 27 01:43:45 PM PST 23 137767015 ps
T992 /workspace/coverage/cover_reg_top/94.xbar_random_large_delays.840023102 Dec 27 01:49:43 PM PST 23 Dec 27 01:52:05 PM PST 23 11281665001 ps
T993 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_rand_reset.3366582154 Dec 27 01:49:31 PM PST 23 Dec 27 01:51:52 PM PST 23 3266697327 ps
T994 /workspace/coverage/cover_reg_top/53.xbar_smoke_slow_rsp.623974542 Dec 27 01:45:48 PM PST 23 Dec 27 01:47:18 PM PST 23 5181308495 ps
T995 /workspace/coverage/cover_reg_top/29.xbar_random_large_delays.2123712499 Dec 27 01:44:01 PM PST 23 Dec 27 01:54:13 PM PST 23 64244967805 ps
T996 /workspace/coverage/cover_reg_top/73.xbar_smoke_large_delays.2425241160 Dec 27 01:47:32 PM PST 23 Dec 27 01:49:30 PM PST 23 10436394014 ps
T997 /workspace/coverage/cover_reg_top/67.xbar_random_large_delays.499698160 Dec 27 01:47:29 PM PST 23 Dec 27 01:57:52 PM PST 23 57649973924 ps
T998 /workspace/coverage/cover_reg_top/85.xbar_random_slow_rsp.3796282227 Dec 27 01:48:51 PM PST 23 Dec 27 02:08:34 PM PST 23 65159272158 ps
T999 /workspace/coverage/cover_reg_top/13.xbar_error_random.2389494500 Dec 27 01:42:42 PM PST 23 Dec 27 01:43:43 PM PST 23 1837251557 ps
T1000 /workspace/coverage/cover_reg_top/5.xbar_error_and_unmapped_addr.3498551208 Dec 27 01:40:33 PM PST 23 Dec 27 01:40:42 PM PST 23 134222245 ps
T1001 /workspace/coverage/cover_reg_top/84.xbar_random_large_delays.3992896594 Dec 27 01:48:38 PM PST 23 Dec 27 01:50:38 PM PST 23 10519852182 ps
T1002 /workspace/coverage/cover_reg_top/47.xbar_access_same_device.2149221468 Dec 27 01:44:54 PM PST 23 Dec 27 01:45:13 PM PST 23 263229612 ps
T1003 /workspace/coverage/cover_reg_top/10.xbar_same_source.2419688835 Dec 27 01:42:15 PM PST 23 Dec 27 01:42:24 PM PST 23 83801997 ps
T1004 /workspace/coverage/cover_reg_top/62.xbar_stress_all_with_reset_error.2612817715 Dec 27 01:47:31 PM PST 23 Dec 27 01:49:15 PM PST 23 1553908847 ps
T1005 /workspace/coverage/cover_reg_top/53.xbar_stress_all.1527712195 Dec 27 01:46:00 PM PST 23 Dec 27 01:51:34 PM PST 23 9060582341 ps
T1006 /workspace/coverage/cover_reg_top/30.xbar_smoke_zero_delays.3339820199 Dec 27 01:43:33 PM PST 23 Dec 27 01:43:39 PM PST 23 48432527 ps
T315 /workspace/coverage/cover_reg_top/13.xbar_stress_all_with_rand_reset.2501047573 Dec 27 01:42:34 PM PST 23 Dec 27 01:49:35 PM PST 23 5795067148 ps
T1007 /workspace/coverage/cover_reg_top/87.xbar_stress_all_with_error.464106088 Dec 27 01:49:07 PM PST 23 Dec 27 01:55:18 PM PST 23 11650192243 ps
T1008 /workspace/coverage/cover_reg_top/97.xbar_error_and_unmapped_addr.1278423182 Dec 27 01:49:33 PM PST 23 Dec 27 01:49:58 PM PST 23 201340694 ps
T1009 /workspace/coverage/cover_reg_top/58.xbar_stress_all.3060557780 Dec 27 01:47:05 PM PST 23 Dec 27 01:50:35 PM PST 23 2417327771 ps
T1010 /workspace/coverage/cover_reg_top/6.xbar_smoke_slow_rsp.582200439 Dec 27 01:41:22 PM PST 23 Dec 27 01:42:58 PM PST 23 5671911526 ps
T1011 /workspace/coverage/cover_reg_top/48.xbar_same_source.4031902295 Dec 27 01:45:38 PM PST 23 Dec 27 01:46:33 PM PST 23 1888839808 ps
T1012 /workspace/coverage/cover_reg_top/98.xbar_smoke_slow_rsp.2620085936 Dec 27 01:49:40 PM PST 23 Dec 27 01:51:24 PM PST 23 6651820812 ps
T1013 /workspace/coverage/cover_reg_top/86.xbar_random_slow_rsp.1693742669 Dec 27 01:49:33 PM PST 23 Dec 27 02:04:45 PM PST 23 52930641958 ps
T1014 /workspace/coverage/cover_reg_top/99.xbar_stress_all_with_rand_reset.2173211829 Dec 27 01:49:51 PM PST 23 Dec 27 02:02:04 PM PST 23 7313709263 ps
T1015 /workspace/coverage/cover_reg_top/4.xbar_random.2527041203 Dec 27 01:40:36 PM PST 23 Dec 27 01:41:24 PM PST 23 564940798 ps
T1016 /workspace/coverage/cover_reg_top/13.xbar_random_large_delays.1842643625 Dec 27 01:41:44 PM PST 23 Dec 27 01:52:42 PM PST 23 55161621085 ps
T1017 /workspace/coverage/cover_reg_top/68.xbar_error_random.3464833309 Dec 27 01:47:25 PM PST 23 Dec 27 01:48:49 PM PST 23 2455672593 ps
T1018 /workspace/coverage/cover_reg_top/41.xbar_stress_all_with_reset_error.2963647637 Dec 27 01:44:48 PM PST 23 Dec 27 01:45:51 PM PST 23 144760019 ps
T1019 /workspace/coverage/cover_reg_top/51.xbar_smoke.3198766679 Dec 27 01:45:39 PM PST 23 Dec 27 01:45:49 PM PST 23 232144219 ps
T1020 /workspace/coverage/cover_reg_top/47.xbar_smoke_large_delays.2343028825 Dec 27 01:45:30 PM PST 23 Dec 27 01:47:28 PM PST 23 9511784255 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%