Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
86.37 88.78 85.73 70.11 86.46 88.35 98.80


Total test records in report: 1927
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html

T1021 /workspace/coverage/cover_reg_top/74.xbar_smoke.601387731 Dec 27 01:47:36 PM PST 23 Dec 27 01:47:47 PM PST 23 194422287 ps
T1022 /workspace/coverage/cover_reg_top/74.xbar_random_large_delays.2829049603 Dec 27 01:47:29 PM PST 23 Dec 27 02:01:41 PM PST 23 75857939371 ps
T1023 /workspace/coverage/cover_reg_top/94.xbar_access_same_device.3124953742 Dec 27 01:49:37 PM PST 23 Dec 27 01:51:23 PM PST 23 2772410274 ps
T1024 /workspace/coverage/cover_reg_top/37.xbar_smoke_zero_delays.604478968 Dec 27 01:44:50 PM PST 23 Dec 27 01:44:58 PM PST 23 50152015 ps
T1025 /workspace/coverage/cover_reg_top/26.xbar_smoke_large_delays.2566336884 Dec 27 01:43:16 PM PST 23 Dec 27 01:44:50 PM PST 23 8518832050 ps
T335 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_reset_error.2021753611 Dec 27 01:47:29 PM PST 23 Dec 27 01:48:21 PM PST 23 192797313 ps
T1026 /workspace/coverage/cover_reg_top/76.xbar_error_and_unmapped_addr.520354106 Dec 27 01:47:41 PM PST 23 Dec 27 01:48:28 PM PST 23 1143887307 ps
T1027 /workspace/coverage/cover_reg_top/16.xbar_access_same_device.1663453892 Dec 27 01:42:09 PM PST 23 Dec 27 01:44:19 PM PST 23 3313965631 ps
T1028 /workspace/coverage/cover_reg_top/57.xbar_smoke_large_delays.3949690316 Dec 27 01:47:33 PM PST 23 Dec 27 01:49:21 PM PST 23 10074188433 ps
T1029 /workspace/coverage/cover_reg_top/52.xbar_unmapped_addr.4172070978 Dec 27 01:45:41 PM PST 23 Dec 27 01:46:22 PM PST 23 329513349 ps
T1030 /workspace/coverage/cover_reg_top/61.xbar_random.1748199753 Dec 27 01:47:06 PM PST 23 Dec 27 01:47:16 PM PST 23 57589699 ps
T1031 /workspace/coverage/cover_reg_top/19.xbar_same_source.4015394176 Dec 27 01:42:53 PM PST 23 Dec 27 01:43:59 PM PST 23 2193274725 ps
T1032 /workspace/coverage/cover_reg_top/61.xbar_access_same_device.1620686429 Dec 27 01:46:37 PM PST 23 Dec 27 01:48:45 PM PST 23 3128721662 ps
T1033 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_reset_error.2356309499 Dec 27 01:46:10 PM PST 23 Dec 27 01:49:35 PM PST 23 4109100945 ps
T1034 /workspace/coverage/cover_reg_top/4.chip_csr_rw.3460581125 Dec 27 01:40:40 PM PST 23 Dec 27 01:51:13 PM PST 23 5097427590 ps
T1035 /workspace/coverage/cover_reg_top/32.xbar_stress_all_with_error.1216910610 Dec 27 01:43:57 PM PST 23 Dec 27 01:45:24 PM PST 23 1293851847 ps
T1036 /workspace/coverage/cover_reg_top/71.xbar_random_slow_rsp.2287050588 Dec 27 01:47:27 PM PST 23 Dec 27 01:49:45 PM PST 23 7608599290 ps
T1037 /workspace/coverage/cover_reg_top/24.xbar_smoke_large_delays.823379177 Dec 27 01:43:00 PM PST 23 Dec 27 01:44:13 PM PST 23 6404953740 ps
T1038 /workspace/coverage/cover_reg_top/55.xbar_error_random.3334995094 Dec 27 01:46:12 PM PST 23 Dec 27 01:47:35 PM PST 23 2224526764 ps
T1039 /workspace/coverage/cover_reg_top/28.xbar_smoke_zero_delays.3269600289 Dec 27 01:43:23 PM PST 23 Dec 27 01:43:30 PM PST 23 49649998 ps
T1040 /workspace/coverage/cover_reg_top/69.xbar_stress_all_with_error.368447682 Dec 27 01:47:30 PM PST 23 Dec 27 01:49:37 PM PST 23 3534677014 ps
T1041 /workspace/coverage/cover_reg_top/24.xbar_stress_all.4274588963 Dec 27 01:42:59 PM PST 23 Dec 27 01:44:55 PM PST 23 3415110095 ps
T1042 /workspace/coverage/cover_reg_top/68.xbar_smoke_large_delays.1851884224 Dec 27 01:47:32 PM PST 23 Dec 27 01:49:09 PM PST 23 8519249463 ps
T1043 /workspace/coverage/cover_reg_top/61.xbar_smoke_slow_rsp.1896931486 Dec 27 01:46:36 PM PST 23 Dec 27 01:48:23 PM PST 23 6211876652 ps
T1044 /workspace/coverage/cover_reg_top/67.xbar_same_source.3859564326 Dec 27 01:48:01 PM PST 23 Dec 27 01:48:18 PM PST 23 206487394 ps
T1045 /workspace/coverage/cover_reg_top/26.xbar_random_large_delays.1154770237 Dec 27 01:42:55 PM PST 23 Dec 27 01:51:23 PM PST 23 47188071113 ps
T1046 /workspace/coverage/cover_reg_top/34.xbar_stress_all_with_reset_error.3260824705 Dec 27 01:44:42 PM PST 23 Dec 27 01:54:59 PM PST 23 5591769143 ps
T1047 /workspace/coverage/cover_reg_top/6.chip_same_csr_outstanding.4085937066 Dec 27 01:41:17 PM PST 23 Dec 27 02:10:09 PM PST 23 17354975970 ps
T1048 /workspace/coverage/cover_reg_top/78.xbar_access_same_device.3019541612 Dec 27 01:48:15 PM PST 23 Dec 27 01:48:33 PM PST 23 222939614 ps
T1049 /workspace/coverage/cover_reg_top/63.xbar_same_source.3666707412 Dec 27 01:46:33 PM PST 23 Dec 27 01:47:48 PM PST 23 2305504722 ps
T1050 /workspace/coverage/cover_reg_top/10.xbar_random_slow_rsp.482390068 Dec 27 01:41:43 PM PST 23 Dec 27 01:42:31 PM PST 23 3103378967 ps
T1051 /workspace/coverage/cover_reg_top/72.xbar_random_large_delays.784414711 Dec 27 01:47:32 PM PST 23 Dec 27 01:56:35 PM PST 23 48648800465 ps
T1052 /workspace/coverage/cover_reg_top/81.xbar_random_slow_rsp.3338573534 Dec 27 01:49:13 PM PST 23 Dec 27 02:04:48 PM PST 23 51201894517 ps
T1053 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_error.1176645986 Dec 27 01:43:40 PM PST 23 Dec 27 01:51:53 PM PST 23 12924318405 ps
T1054 /workspace/coverage/cover_reg_top/52.xbar_random_large_delays.4102590206 Dec 27 01:45:37 PM PST 23 Dec 27 02:05:11 PM PST 23 97868703114 ps
T1055 /workspace/coverage/cover_reg_top/87.xbar_same_source.903165553 Dec 27 01:48:57 PM PST 23 Dec 27 01:49:31 PM PST 23 1183929298 ps
T1056 /workspace/coverage/cover_reg_top/3.chip_csr_rw.3581690333 Dec 27 01:40:30 PM PST 23 Dec 27 01:48:15 PM PST 23 5683072872 ps
T1057 /workspace/coverage/cover_reg_top/31.xbar_same_source.1699976972 Dec 27 01:43:36 PM PST 23 Dec 27 01:43:55 PM PST 23 255059190 ps
T1058 /workspace/coverage/cover_reg_top/65.xbar_smoke_large_delays.3245021923 Dec 27 01:47:00 PM PST 23 Dec 27 01:48:15 PM PST 23 6814017441 ps
T1059 /workspace/coverage/cover_reg_top/8.xbar_stress_all.387247783 Dec 27 01:41:53 PM PST 23 Dec 27 01:52:37 PM PST 23 15413338480 ps
T1060 /workspace/coverage/cover_reg_top/35.xbar_error_and_unmapped_addr.4232735369 Dec 27 01:45:19 PM PST 23 Dec 27 01:45:28 PM PST 23 56533269 ps
T1061 /workspace/coverage/cover_reg_top/28.xbar_random_large_delays.2712531081 Dec 27 01:43:30 PM PST 23 Dec 27 01:47:26 PM PST 23 19398970614 ps
T1062 /workspace/coverage/cover_reg_top/10.chip_same_csr_outstanding.3996475344 Dec 27 01:41:17 PM PST 23 Dec 27 02:33:49 PM PST 23 30482583289 ps
T1063 /workspace/coverage/cover_reg_top/11.xbar_same_source.1993160855 Dec 27 01:42:40 PM PST 23 Dec 27 01:43:05 PM PST 23 717786194 ps
T1064 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_error.405358873 Dec 27 01:46:58 PM PST 23 Dec 27 01:55:00 PM PST 23 15830334088 ps
T1065 /workspace/coverage/cover_reg_top/1.xbar_random_large_delays.2762961146 Dec 27 01:40:24 PM PST 23 Dec 27 01:53:50 PM PST 23 70045559919 ps
T1066 /workspace/coverage/cover_reg_top/52.xbar_smoke_zero_delays.2872070875 Dec 27 01:45:35 PM PST 23 Dec 27 01:45:42 PM PST 23 44010025 ps
T1067 /workspace/coverage/cover_reg_top/76.xbar_stress_all_with_rand_reset.1858186121 Dec 27 01:47:52 PM PST 23 Dec 27 01:54:51 PM PST 23 5801613310 ps
T1068 /workspace/coverage/cover_reg_top/35.xbar_smoke.930472879 Dec 27 01:44:30 PM PST 23 Dec 27 01:44:38 PM PST 23 188167587 ps
T1069 /workspace/coverage/cover_reg_top/39.xbar_unmapped_addr.288329621 Dec 27 01:44:51 PM PST 23 Dec 27 01:45:15 PM PST 23 223070760 ps
T1070 /workspace/coverage/cover_reg_top/31.xbar_smoke_zero_delays.3442969250 Dec 27 01:43:34 PM PST 23 Dec 27 01:43:41 PM PST 23 52681508 ps
T1071 /workspace/coverage/cover_reg_top/74.xbar_access_same_device.3659949714 Dec 27 01:48:01 PM PST 23 Dec 27 01:48:18 PM PST 23 324584767 ps
T1072 /workspace/coverage/cover_reg_top/99.xbar_stress_all_with_reset_error.2105806415 Dec 27 01:49:43 PM PST 23 Dec 27 01:50:58 PM PST 23 351282239 ps
T1073 /workspace/coverage/cover_reg_top/59.xbar_random_large_delays.3654591487 Dec 27 01:46:36 PM PST 23 Dec 27 01:55:37 PM PST 23 48949705914 ps
T1074 /workspace/coverage/cover_reg_top/97.xbar_random_large_delays.279089342 Dec 27 01:49:42 PM PST 23 Dec 27 01:54:00 PM PST 23 22584553431 ps
T1075 /workspace/coverage/cover_reg_top/77.xbar_smoke_zero_delays.4014434784 Dec 27 01:47:42 PM PST 23 Dec 27 01:47:49 PM PST 23 39005233 ps
T1076 /workspace/coverage/cover_reg_top/74.xbar_access_same_device_slow_rsp.1253085134 Dec 27 01:47:32 PM PST 23 Dec 27 01:54:25 PM PST 23 23997764603 ps
T1077 /workspace/coverage/cover_reg_top/90.xbar_random.3631605486 Dec 27 01:49:28 PM PST 23 Dec 27 01:51:00 PM PST 23 2444011425 ps
T1078 /workspace/coverage/cover_reg_top/77.xbar_same_source.3914871340 Dec 27 01:47:45 PM PST 23 Dec 27 01:48:32 PM PST 23 1542947204 ps
T1079 /workspace/coverage/cover_reg_top/6.xbar_smoke_zero_delays.787134683 Dec 27 01:41:17 PM PST 23 Dec 27 01:41:25 PM PST 23 54058431 ps
T1080 /workspace/coverage/cover_reg_top/26.xbar_error_and_unmapped_addr.3505134201 Dec 27 01:43:00 PM PST 23 Dec 27 01:43:12 PM PST 23 231405748 ps
T1081 /workspace/coverage/cover_reg_top/26.xbar_random.1055226009 Dec 27 01:43:11 PM PST 23 Dec 27 01:44:38 PM PST 23 2276030216 ps
T1082 /workspace/coverage/cover_reg_top/81.xbar_access_same_device.2763844518 Dec 27 01:48:57 PM PST 23 Dec 27 01:50:29 PM PST 23 1244686730 ps
T1083 /workspace/coverage/cover_reg_top/50.xbar_stress_all_with_error.1966610684 Dec 27 01:45:48 PM PST 23 Dec 27 01:50:44 PM PST 23 9450703393 ps
T1084 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_reset_error.2117457899 Dec 27 01:49:17 PM PST 23 Dec 27 01:50:33 PM PST 23 292730742 ps
T1085 /workspace/coverage/cover_reg_top/61.xbar_stress_all_with_reset_error.1722572917 Dec 27 01:46:35 PM PST 23 Dec 27 01:49:03 PM PST 23 584046182 ps
T1086 /workspace/coverage/cover_reg_top/28.xbar_smoke_slow_rsp.1676164547 Dec 27 01:43:14 PM PST 23 Dec 27 01:44:50 PM PST 23 5857211841 ps
T1087 /workspace/coverage/cover_reg_top/1.xbar_stress_all_with_reset_error.3876252036 Dec 27 01:40:35 PM PST 23 Dec 27 01:42:10 PM PST 23 238974102 ps
T1088 /workspace/coverage/cover_reg_top/90.xbar_smoke_zero_delays.1943582250 Dec 27 01:49:47 PM PST 23 Dec 27 01:49:55 PM PST 23 44325990 ps
T1089 /workspace/coverage/cover_reg_top/96.xbar_smoke_slow_rsp.1546557557 Dec 27 01:49:27 PM PST 23 Dec 27 01:50:50 PM PST 23 4473009838 ps
T1090 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_error.422973586 Dec 27 01:47:32 PM PST 23 Dec 27 01:50:48 PM PST 23 5992665670 ps
T1091 /workspace/coverage/cover_reg_top/47.xbar_random_zero_delays.574200963 Dec 27 01:44:49 PM PST 23 Dec 27 01:45:23 PM PST 23 382448048 ps
T1092 /workspace/coverage/cover_reg_top/8.xbar_error_random.961958882 Dec 27 01:41:48 PM PST 23 Dec 27 01:42:51 PM PST 23 1538101701 ps
T1093 /workspace/coverage/cover_reg_top/42.xbar_error_random.999668533 Dec 27 01:44:48 PM PST 23 Dec 27 01:45:36 PM PST 23 506682829 ps
T1094 /workspace/coverage/cover_reg_top/53.xbar_smoke_zero_delays.3852552492 Dec 27 01:45:38 PM PST 23 Dec 27 01:45:44 PM PST 23 39582426 ps
T1095 /workspace/coverage/cover_reg_top/85.xbar_random.18117895 Dec 27 01:48:41 PM PST 23 Dec 27 01:49:42 PM PST 23 1704274288 ps
T1096 /workspace/coverage/cover_reg_top/15.chip_csr_mem_rw_with_rand_reset.2605315628 Dec 27 01:42:13 PM PST 23 Dec 27 01:47:58 PM PST 23 9443704810 ps
T1097 /workspace/coverage/cover_reg_top/5.xbar_stress_all.1950247361 Dec 27 01:40:53 PM PST 23 Dec 27 01:50:06 PM PST 23 14058734580 ps
T1098 /workspace/coverage/cover_reg_top/23.xbar_smoke_zero_delays.291505585 Dec 27 01:43:20 PM PST 23 Dec 27 01:43:27 PM PST 23 41967318 ps
T1099 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_error.2730634687 Dec 27 01:45:36 PM PST 23 Dec 27 01:50:21 PM PST 23 7891919807 ps
T1100 /workspace/coverage/cover_reg_top/18.xbar_smoke.641076207 Dec 27 01:42:42 PM PST 23 Dec 27 01:42:55 PM PST 23 242888070 ps
T1101 /workspace/coverage/cover_reg_top/96.xbar_smoke_large_delays.1903926537 Dec 27 01:49:42 PM PST 23 Dec 27 01:51:01 PM PST 23 6847560227 ps
T1102 /workspace/coverage/cover_reg_top/80.xbar_random_large_delays.1977389801 Dec 27 01:49:30 PM PST 23 Dec 27 01:54:08 PM PST 23 24824494064 ps
T1103 /workspace/coverage/cover_reg_top/81.xbar_smoke_slow_rsp.942109573 Dec 27 01:48:34 PM PST 23 Dec 27 01:49:39 PM PST 23 3766592030 ps
T1104 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_reset_error.3424093802 Dec 27 01:48:55 PM PST 23 Dec 27 01:52:03 PM PST 23 2040988185 ps
T1105 /workspace/coverage/cover_reg_top/5.xbar_access_same_device.2587387444 Dec 27 01:40:30 PM PST 23 Dec 27 01:41:49 PM PST 23 1915967701 ps
T1106 /workspace/coverage/cover_reg_top/50.xbar_access_same_device_slow_rsp.3053217050 Dec 27 01:45:41 PM PST 23 Dec 27 02:13:41 PM PST 23 108700056866 ps
T1107 /workspace/coverage/cover_reg_top/33.xbar_stress_all_with_reset_error.3616670270 Dec 27 01:44:31 PM PST 23 Dec 27 01:50:37 PM PST 23 6486988087 ps
T1108 /workspace/coverage/cover_reg_top/21.xbar_access_same_device.3610755583 Dec 27 01:42:54 PM PST 23 Dec 27 01:44:20 PM PST 23 1876931029 ps
T1109 /workspace/coverage/cover_reg_top/9.xbar_stress_all.458472094 Dec 27 01:41:14 PM PST 23 Dec 27 01:42:33 PM PST 23 1819390469 ps
T1110 /workspace/coverage/cover_reg_top/4.xbar_smoke_zero_delays.4195733366 Dec 27 01:40:36 PM PST 23 Dec 27 01:40:43 PM PST 23 42881490 ps
T1111 /workspace/coverage/cover_reg_top/63.xbar_access_same_device.710632996 Dec 27 01:46:32 PM PST 23 Dec 27 01:47:46 PM PST 23 1057798912 ps
T1112 /workspace/coverage/cover_reg_top/35.xbar_smoke_large_delays.1286576988 Dec 27 01:44:54 PM PST 23 Dec 27 01:46:25 PM PST 23 8124543849 ps
T1113 /workspace/coverage/cover_reg_top/89.xbar_access_same_device.3715722584 Dec 27 01:49:43 PM PST 23 Dec 27 01:51:49 PM PST 23 3323667003 ps
T259 /workspace/coverage/cover_reg_top/29.chip_tl_errors.457078662 Dec 27 01:43:44 PM PST 23 Dec 27 01:47:30 PM PST 23 3895715970 ps
T1114 /workspace/coverage/cover_reg_top/49.xbar_random_slow_rsp.3364626969 Dec 27 01:45:49 PM PST 23 Dec 27 02:00:09 PM PST 23 50651285230 ps
T1115 /workspace/coverage/cover_reg_top/59.xbar_smoke_zero_delays.485531430 Dec 27 01:47:25 PM PST 23 Dec 27 01:47:32 PM PST 23 43866812 ps
T1116 /workspace/coverage/cover_reg_top/26.xbar_error_random.2261628315 Dec 27 01:42:59 PM PST 23 Dec 27 01:43:12 PM PST 23 118917316 ps
T1117 /workspace/coverage/cover_reg_top/71.xbar_random_zero_delays.2745503275 Dec 27 01:47:35 PM PST 23 Dec 27 01:48:18 PM PST 23 451122022 ps
T1118 /workspace/coverage/cover_reg_top/79.xbar_unmapped_addr.3669530519 Dec 27 01:48:52 PM PST 23 Dec 27 01:49:37 PM PST 23 1076238250 ps
T1119 /workspace/coverage/cover_reg_top/1.xbar_random_zero_delays.2137021240 Dec 27 01:40:34 PM PST 23 Dec 27 01:40:47 PM PST 23 130548636 ps
T1120 /workspace/coverage/cover_reg_top/44.xbar_access_same_device_slow_rsp.328533863 Dec 27 01:44:56 PM PST 23 Dec 27 02:10:32 PM PST 23 96116297320 ps
T1121 /workspace/coverage/cover_reg_top/28.xbar_stress_all.2391223227 Dec 27 01:43:58 PM PST 23 Dec 27 01:47:02 PM PST 23 5720421818 ps
T1122 /workspace/coverage/cover_reg_top/40.xbar_access_same_device_slow_rsp.3085193726 Dec 27 01:45:01 PM PST 23 Dec 27 01:48:05 PM PST 23 11383582011 ps
T1123 /workspace/coverage/cover_reg_top/15.xbar_stress_all_with_error.1619811827 Dec 27 01:41:45 PM PST 23 Dec 27 01:47:12 PM PST 23 9306316466 ps
T1124 /workspace/coverage/cover_reg_top/94.xbar_random.1293541607 Dec 27 01:49:30 PM PST 23 Dec 27 01:49:48 PM PST 23 199274610 ps
T1125 /workspace/coverage/cover_reg_top/40.xbar_same_source.930052963 Dec 27 01:44:47 PM PST 23 Dec 27 01:45:59 PM PST 23 2214124179 ps
T1126 /workspace/coverage/cover_reg_top/44.xbar_smoke_zero_delays.788110301 Dec 27 01:45:20 PM PST 23 Dec 27 01:45:27 PM PST 23 54570349 ps
T1127 /workspace/coverage/cover_reg_top/3.xbar_smoke_zero_delays.1969882686 Dec 27 01:40:30 PM PST 23 Dec 27 01:40:37 PM PST 23 45244477 ps
T1128 /workspace/coverage/cover_reg_top/8.xbar_access_same_device_slow_rsp.793206624 Dec 27 01:42:36 PM PST 23 Dec 27 01:54:56 PM PST 23 42415015693 ps
T1129 /workspace/coverage/cover_reg_top/89.xbar_random_slow_rsp.955672759 Dec 27 01:49:39 PM PST 23 Dec 27 01:53:02 PM PST 23 11919633004 ps
T1130 /workspace/coverage/cover_reg_top/75.xbar_unmapped_addr.2607110011 Dec 27 01:47:32 PM PST 23 Dec 27 01:48:09 PM PST 23 666616756 ps
T1131 /workspace/coverage/cover_reg_top/0.xbar_access_same_device.3999781728 Dec 27 01:40:36 PM PST 23 Dec 27 01:41:41 PM PST 23 1367350630 ps
T1132 /workspace/coverage/cover_reg_top/80.xbar_smoke_zero_delays.1606434568 Dec 27 01:49:09 PM PST 23 Dec 27 01:49:16 PM PST 23 55634398 ps
T1133 /workspace/coverage/cover_reg_top/83.xbar_smoke_large_delays.2093232196 Dec 27 01:48:53 PM PST 23 Dec 27 01:50:30 PM PST 23 9678623330 ps
T1134 /workspace/coverage/cover_reg_top/9.xbar_random_zero_delays.3214754386 Dec 27 01:41:18 PM PST 23 Dec 27 01:41:46 PM PST 23 318765629 ps
T1135 /workspace/coverage/cover_reg_top/31.xbar_random_zero_delays.3334576789 Dec 27 01:44:00 PM PST 23 Dec 27 01:44:52 PM PST 23 613385412 ps
T1136 /workspace/coverage/cover_reg_top/91.xbar_random_zero_delays.600968164 Dec 27 01:49:09 PM PST 23 Dec 27 01:49:20 PM PST 23 106165800 ps
T1137 /workspace/coverage/cover_reg_top/50.xbar_same_source.1043487267 Dec 27 01:45:47 PM PST 23 Dec 27 01:46:37 PM PST 23 1681147637 ps
T1138 /workspace/coverage/cover_reg_top/67.xbar_stress_all.1843578120 Dec 27 01:48:03 PM PST 23 Dec 27 01:53:44 PM PST 23 8598200235 ps
T1139 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_rand_reset.2055669731 Dec 27 01:46:53 PM PST 23 Dec 27 01:47:08 PM PST 23 6921823 ps
T1140 /workspace/coverage/cover_reg_top/41.xbar_smoke_zero_delays.4051428273 Dec 27 01:45:19 PM PST 23 Dec 27 01:45:26 PM PST 23 46163385 ps
T1141 /workspace/coverage/cover_reg_top/58.xbar_smoke_zero_delays.3997690985 Dec 27 01:46:32 PM PST 23 Dec 27 01:46:38 PM PST 23 43557312 ps
T1142 /workspace/coverage/cover_reg_top/5.xbar_random_zero_delays.3063440942 Dec 27 01:40:38 PM PST 23 Dec 27 01:41:03 PM PST 23 271083441 ps
T1143 /workspace/coverage/cover_reg_top/66.xbar_stress_all_with_reset_error.1142317916 Dec 27 01:47:29 PM PST 23 Dec 27 01:47:47 PM PST 23 17845885 ps
T1144 /workspace/coverage/cover_reg_top/68.xbar_random_large_delays.1009887336 Dec 27 01:47:23 PM PST 23 Dec 27 01:51:21 PM PST 23 22738513262 ps
T1145 /workspace/coverage/cover_reg_top/79.xbar_error_and_unmapped_addr.1007096111 Dec 27 01:48:38 PM PST 23 Dec 27 01:49:25 PM PST 23 1108317698 ps
T1146 /workspace/coverage/cover_reg_top/57.xbar_access_same_device.4066430258 Dec 27 01:46:14 PM PST 23 Dec 27 01:46:28 PM PST 23 189113711 ps
T1147 /workspace/coverage/cover_reg_top/41.xbar_smoke_slow_rsp.1592138732 Dec 27 01:44:40 PM PST 23 Dec 27 01:45:56 PM PST 23 4352930072 ps
T1148 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_error.793892625 Dec 27 01:45:21 PM PST 23 Dec 27 01:45:38 PM PST 23 174239757 ps
T1149 /workspace/coverage/cover_reg_top/19.xbar_random.3653267423 Dec 27 01:43:17 PM PST 23 Dec 27 01:44:20 PM PST 23 1888938771 ps
T1150 /workspace/coverage/cover_reg_top/7.xbar_random.1921341888 Dec 27 01:41:47 PM PST 23 Dec 27 01:42:06 PM PST 23 374552348 ps
T1151 /workspace/coverage/cover_reg_top/33.xbar_random.1774219790 Dec 27 01:43:59 PM PST 23 Dec 27 01:44:43 PM PST 23 1255876258 ps
T1152 /workspace/coverage/cover_reg_top/1.xbar_unmapped_addr.1442935578 Dec 27 01:40:33 PM PST 23 Dec 27 01:41:07 PM PST 23 736826672 ps
T1153 /workspace/coverage/cover_reg_top/67.xbar_access_same_device_slow_rsp.1254775759 Dec 27 01:47:38 PM PST 23 Dec 27 02:14:07 PM PST 23 94502193351 ps
T1154 /workspace/coverage/cover_reg_top/20.xbar_access_same_device.4029699495 Dec 27 01:42:48 PM PST 23 Dec 27 01:44:48 PM PST 23 2422015470 ps
T1155 /workspace/coverage/cover_reg_top/87.xbar_smoke_large_delays.148490820 Dec 27 01:49:50 PM PST 23 Dec 27 01:51:09 PM PST 23 7449804107 ps
T1156 /workspace/coverage/cover_reg_top/25.xbar_smoke_zero_delays.2043233232 Dec 27 01:42:58 PM PST 23 Dec 27 01:43:05 PM PST 23 48668818 ps
T1157 /workspace/coverage/cover_reg_top/64.xbar_smoke_large_delays.1908147867 Dec 27 01:46:58 PM PST 23 Dec 27 01:48:15 PM PST 23 7228904889 ps
T1158 /workspace/coverage/cover_reg_top/92.xbar_random_zero_delays.189157274 Dec 27 01:49:16 PM PST 23 Dec 27 01:49:32 PM PST 23 88157257 ps
T1159 /workspace/coverage/cover_reg_top/3.chip_tl_errors.3811663003 Dec 27 01:40:34 PM PST 23 Dec 27 01:42:36 PM PST 23 3488149898 ps
T1160 /workspace/coverage/cover_reg_top/55.xbar_smoke_large_delays.2111854636 Dec 27 01:46:13 PM PST 23 Dec 27 01:47:39 PM PST 23 7971031167 ps
T1161 /workspace/coverage/cover_reg_top/14.xbar_random_slow_rsp.590556139 Dec 27 01:41:53 PM PST 23 Dec 27 01:55:08 PM PST 23 43460359037 ps
T1162 /workspace/coverage/cover_reg_top/40.xbar_smoke_zero_delays.2449589537 Dec 27 01:45:27 PM PST 23 Dec 27 01:45:35 PM PST 23 44206571 ps
T1163 /workspace/coverage/cover_reg_top/17.xbar_access_same_device_slow_rsp.817575741 Dec 27 01:43:11 PM PST 23 Dec 27 02:01:47 PM PST 23 70212398946 ps
T1164 /workspace/coverage/cover_reg_top/25.xbar_access_same_device.722840302 Dec 27 01:43:05 PM PST 23 Dec 27 01:45:06 PM PST 23 3046660032 ps
T1165 /workspace/coverage/cover_reg_top/51.xbar_smoke_large_delays.1344591929 Dec 27 01:45:42 PM PST 23 Dec 27 01:47:05 PM PST 23 7648103612 ps
T1166 /workspace/coverage/cover_reg_top/88.xbar_smoke_zero_delays.974712639 Dec 27 01:49:11 PM PST 23 Dec 27 01:49:18 PM PST 23 52643313 ps
T1167 /workspace/coverage/cover_reg_top/75.xbar_stress_all_with_reset_error.2690729257 Dec 27 01:47:36 PM PST 23 Dec 27 01:49:55 PM PST 23 1179742083 ps
T1168 /workspace/coverage/cover_reg_top/42.xbar_smoke_slow_rsp.3980073695 Dec 27 01:44:43 PM PST 23 Dec 27 01:45:57 PM PST 23 4235069023 ps
T320 /workspace/coverage/cover_reg_top/92.xbar_stress_all_with_rand_reset.464901180 Dec 27 01:49:38 PM PST 23 Dec 27 01:53:19 PM PST 23 346210408 ps
T1169 /workspace/coverage/cover_reg_top/68.xbar_random.3254521522 Dec 27 01:47:31 PM PST 23 Dec 27 01:48:34 PM PST 23 1765825303 ps
T1170 /workspace/coverage/cover_reg_top/79.xbar_stress_all_with_error.1053831113 Dec 27 01:48:53 PM PST 23 Dec 27 01:51:52 PM PST 23 5366648710 ps
T1171 /workspace/coverage/cover_reg_top/94.xbar_random_zero_delays.2015020234 Dec 27 01:49:34 PM PST 23 Dec 27 01:50:10 PM PST 23 311629824 ps
T1172 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_rand_reset.756527847 Dec 27 01:42:57 PM PST 23 Dec 27 01:49:35 PM PST 23 3322589453 ps
T1173 /workspace/coverage/cover_reg_top/22.xbar_smoke_slow_rsp.3909757771 Dec 27 01:42:53 PM PST 23 Dec 27 01:44:17 PM PST 23 4766852634 ps
T1174 /workspace/coverage/cover_reg_top/89.xbar_smoke_zero_delays.4185883039 Dec 27 01:49:16 PM PST 23 Dec 27 01:49:23 PM PST 23 44660613 ps
T1175 /workspace/coverage/cover_reg_top/78.xbar_random_zero_delays.1770816591 Dec 27 01:48:01 PM PST 23 Dec 27 01:48:14 PM PST 23 129540075 ps
T1176 /workspace/coverage/cover_reg_top/18.xbar_stress_all_with_rand_reset.2083867772 Dec 27 01:43:39 PM PST 23 Dec 27 01:50:27 PM PST 23 1121406431 ps
T1177 /workspace/coverage/cover_reg_top/48.xbar_stress_all.1695790720 Dec 27 01:45:20 PM PST 23 Dec 27 01:52:23 PM PST 23 4740650621 ps
T1178 /workspace/coverage/cover_reg_top/6.xbar_error_and_unmapped_addr.3004356008 Dec 27 01:41:42 PM PST 23 Dec 27 01:42:00 PM PST 23 398015720 ps
T1179 /workspace/coverage/cover_reg_top/62.xbar_smoke.71753473 Dec 27 01:46:37 PM PST 23 Dec 27 01:46:44 PM PST 23 52441613 ps
T1180 /workspace/coverage/cover_reg_top/40.xbar_random_large_delays.2631654431 Dec 27 01:44:59 PM PST 23 Dec 27 01:54:13 PM PST 23 53549156818 ps
T1181 /workspace/coverage/cover_reg_top/27.xbar_random_slow_rsp.964703670 Dec 27 01:43:19 PM PST 23 Dec 27 01:56:07 PM PST 23 47038331727 ps
T1182 /workspace/coverage/cover_reg_top/27.xbar_unmapped_addr.2817601447 Dec 27 01:43:11 PM PST 23 Dec 27 01:43:38 PM PST 23 636859592 ps
T1183 /workspace/coverage/cover_reg_top/13.xbar_smoke_large_delays.3634831609 Dec 27 01:41:48 PM PST 23 Dec 27 01:42:45 PM PST 23 4761599046 ps
T1184 /workspace/coverage/cover_reg_top/34.xbar_smoke.2605241012 Dec 27 01:44:43 PM PST 23 Dec 27 01:44:53 PM PST 23 175149315 ps
T1185 /workspace/coverage/cover_reg_top/28.xbar_access_same_device.2286807186 Dec 27 01:43:39 PM PST 23 Dec 27 01:44:20 PM PST 23 577384621 ps
T1186 /workspace/coverage/cover_reg_top/14.xbar_smoke.970432401 Dec 27 01:41:49 PM PST 23 Dec 27 01:41:59 PM PST 23 182022855 ps
T1187 /workspace/coverage/cover_reg_top/69.xbar_random_slow_rsp.397862053 Dec 27 01:47:26 PM PST 23 Dec 27 01:53:22 PM PST 23 20004305366 ps
T1188 /workspace/coverage/cover_reg_top/4.xbar_same_source.4034224234 Dec 27 01:40:36 PM PST 23 Dec 27 01:41:15 PM PST 23 1265746815 ps
T1189 /workspace/coverage/cover_reg_top/72.xbar_same_source.1248363963 Dec 27 01:47:40 PM PST 23 Dec 27 01:48:39 PM PST 23 1804456724 ps
T1190 /workspace/coverage/cover_reg_top/86.xbar_access_same_device_slow_rsp.143460480 Dec 27 01:49:28 PM PST 23 Dec 27 02:04:50 PM PST 23 54566150226 ps
T1191 /workspace/coverage/cover_reg_top/14.xbar_smoke_slow_rsp.734215532 Dec 27 01:41:50 PM PST 23 Dec 27 01:43:37 PM PST 23 5837877435 ps
T1192 /workspace/coverage/cover_reg_top/33.xbar_random_large_delays.2612896472 Dec 27 01:43:39 PM PST 23 Dec 27 01:50:45 PM PST 23 36754203273 ps
T1193 /workspace/coverage/cover_reg_top/73.xbar_same_source.2715000208 Dec 27 01:47:33 PM PST 23 Dec 27 01:48:26 PM PST 23 1572020708 ps
T1194 /workspace/coverage/cover_reg_top/4.xbar_random_zero_delays.2485697028 Dec 27 01:40:34 PM PST 23 Dec 27 01:41:20 PM PST 23 579958627 ps
T1195 /workspace/coverage/cover_reg_top/3.xbar_stress_all_with_rand_reset.3024976123 Dec 27 01:40:28 PM PST 23 Dec 27 01:41:16 PM PST 23 123053460 ps
T1196 /workspace/coverage/cover_reg_top/54.xbar_smoke_large_delays.3983660981 Dec 27 01:46:08 PM PST 23 Dec 27 01:47:08 PM PST 23 5531937409 ps
T1197 /workspace/coverage/cover_reg_top/23.xbar_same_source.881737967 Dec 27 01:43:19 PM PST 23 Dec 27 01:44:00 PM PST 23 1432561936 ps
T1198 /workspace/coverage/cover_reg_top/30.xbar_stress_all.2087964214 Dec 27 01:43:33 PM PST 23 Dec 27 01:53:42 PM PST 23 16661922496 ps
T1199 /workspace/coverage/cover_reg_top/54.xbar_unmapped_addr.1586918538 Dec 27 01:46:09 PM PST 23 Dec 27 01:46:42 PM PST 23 259111306 ps
T1200 /workspace/coverage/cover_reg_top/51.xbar_random_large_delays.4035931343 Dec 27 01:45:43 PM PST 23 Dec 27 01:53:39 PM PST 23 42523052348 ps
T1201 /workspace/coverage/cover_reg_top/57.xbar_random_slow_rsp.1416850015 Dec 27 01:46:17 PM PST 23 Dec 27 01:56:44 PM PST 23 36327660925 ps
T1202 /workspace/coverage/cover_reg_top/45.xbar_random_slow_rsp.1449548810 Dec 27 01:44:49 PM PST 23 Dec 27 01:54:11 PM PST 23 31429206988 ps
T1203 /workspace/coverage/cover_reg_top/66.xbar_random_zero_delays.486493825 Dec 27 01:47:06 PM PST 23 Dec 27 01:47:32 PM PST 23 261822580 ps
T1204 /workspace/coverage/cover_reg_top/32.xbar_access_same_device.3577373114 Dec 27 01:43:39 PM PST 23 Dec 27 01:44:25 PM PST 23 609001219 ps
T1205 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_error.953421673 Dec 27 01:49:08 PM PST 23 Dec 27 01:53:23 PM PST 23 7766551548 ps
T1206 /workspace/coverage/cover_reg_top/88.xbar_random_zero_delays.3010613872 Dec 27 01:49:05 PM PST 23 Dec 27 01:49:38 PM PST 23 379518416 ps
T1207 /workspace/coverage/cover_reg_top/33.xbar_smoke_large_delays.3727705571 Dec 27 01:44:09 PM PST 23 Dec 27 01:45:39 PM PST 23 8333611946 ps
T1208 /workspace/coverage/cover_reg_top/17.xbar_unmapped_addr.2864375796 Dec 27 01:43:06 PM PST 23 Dec 27 01:43:35 PM PST 23 224502505 ps
T1209 /workspace/coverage/cover_reg_top/32.xbar_random_slow_rsp.474595255 Dec 27 01:43:58 PM PST 23 Dec 27 01:53:45 PM PST 23 37943621056 ps
T1210 /workspace/coverage/cover_reg_top/12.xbar_error_random.19967197 Dec 27 01:41:47 PM PST 23 Dec 27 01:41:59 PM PST 23 106977891 ps
T1211 /workspace/coverage/cover_reg_top/29.xbar_random_slow_rsp.710738410 Dec 27 01:44:01 PM PST 23 Dec 27 01:49:13 PM PST 23 19349552132 ps
T1212 /workspace/coverage/cover_reg_top/58.xbar_stress_all_with_rand_reset.3947254580 Dec 27 01:47:07 PM PST 23 Dec 27 01:56:29 PM PST 23 9443460751 ps
T1213 /workspace/coverage/cover_reg_top/76.xbar_stress_all.3441586142 Dec 27 01:47:52 PM PST 23 Dec 27 01:52:16 PM PST 23 6076379252 ps
T1214 /workspace/coverage/cover_reg_top/83.xbar_smoke_slow_rsp.2724833676 Dec 27 01:48:55 PM PST 23 Dec 27 01:49:52 PM PST 23 3624818719 ps
T1215 /workspace/coverage/cover_reg_top/6.xbar_access_same_device.2725755273 Dec 27 01:41:14 PM PST 23 Dec 27 01:42:29 PM PST 23 1044211296 ps
T90 /workspace/coverage/cover_reg_top/2.chip_csr_mem_rw_with_rand_reset.3747419753 Dec 27 01:40:37 PM PST 23 Dec 27 01:46:17 PM PST 23 8889036828 ps
T1216 /workspace/coverage/cover_reg_top/85.xbar_smoke_large_delays.1671016503 Dec 27 01:48:41 PM PST 23 Dec 27 01:49:53 PM PST 23 6631778700 ps
T1217 /workspace/coverage/cover_reg_top/63.xbar_access_same_device_slow_rsp.145480026 Dec 27 01:46:42 PM PST 23 Dec 27 02:17:23 PM PST 23 109107006129 ps
T1218 /workspace/coverage/cover_reg_top/75.xbar_smoke_slow_rsp.893699261 Dec 27 01:47:36 PM PST 23 Dec 27 01:49:07 PM PST 23 5266788218 ps
T265 /workspace/coverage/cover_reg_top/7.chip_same_csr_outstanding.1316435794 Dec 27 01:41:42 PM PST 23 Dec 27 02:03:30 PM PST 23 14546583170 ps
T1219 /workspace/coverage/cover_reg_top/40.xbar_random_slow_rsp.112155433 Dec 27 01:44:48 PM PST 23 Dec 27 01:53:30 PM PST 23 28204893913 ps
T1220 /workspace/coverage/cover_reg_top/92.xbar_random.3534570309 Dec 27 01:49:13 PM PST 23 Dec 27 01:50:51 PM PST 23 2691486168 ps
T1221 /workspace/coverage/cover_reg_top/50.xbar_stress_all_with_rand_reset.3406745689 Dec 27 01:46:01 PM PST 23 Dec 27 01:48:52 PM PST 23 1913980498 ps
T1222 /workspace/coverage/cover_reg_top/86.xbar_smoke_slow_rsp.2857264794 Dec 27 01:49:14 PM PST 23 Dec 27 01:50:32 PM PST 23 4225016160 ps
T1223 /workspace/coverage/cover_reg_top/8.xbar_smoke_slow_rsp.85716501 Dec 27 01:42:16 PM PST 23 Dec 27 01:43:15 PM PST 23 3240966943 ps
T1224 /workspace/coverage/cover_reg_top/20.xbar_smoke_slow_rsp.1888088127 Dec 27 01:42:10 PM PST 23 Dec 27 01:43:39 PM PST 23 4951900919 ps
T1225 /workspace/coverage/cover_reg_top/31.xbar_access_same_device.3516658860 Dec 27 01:43:42 PM PST 23 Dec 27 01:44:47 PM PST 23 1354966280 ps
T1226 /workspace/coverage/cover_reg_top/8.xbar_random_large_delays.2711761106 Dec 27 01:40:57 PM PST 23 Dec 27 01:49:19 PM PST 23 49473786764 ps
T1227 /workspace/coverage/cover_reg_top/67.xbar_random_zero_delays.2884261750 Dec 27 01:47:37 PM PST 23 Dec 27 01:48:05 PM PST 23 235128185 ps
T1228 /workspace/coverage/cover_reg_top/19.xbar_smoke.1137722243 Dec 27 01:43:04 PM PST 23 Dec 27 01:43:14 PM PST 23 233060930 ps
T1229 /workspace/coverage/cover_reg_top/54.xbar_smoke_zero_delays.4166597592 Dec 27 01:45:58 PM PST 23 Dec 27 01:46:05 PM PST 23 49994103 ps
T1230 /workspace/coverage/cover_reg_top/94.xbar_access_same_device_slow_rsp.2311207482 Dec 27 01:49:38 PM PST 23 Dec 27 02:03:01 PM PST 23 51803570842 ps
T1231 /workspace/coverage/cover_reg_top/22.xbar_random_slow_rsp.815736572 Dec 27 01:42:59 PM PST 23 Dec 27 01:47:11 PM PST 23 13860377352 ps
T1232 /workspace/coverage/cover_reg_top/80.xbar_access_same_device.1400764899 Dec 27 01:49:40 PM PST 23 Dec 27 01:50:12 PM PST 23 381922236 ps
T1233 /workspace/coverage/cover_reg_top/70.xbar_random_large_delays.971829168 Dec 27 01:47:27 PM PST 23 Dec 27 01:49:33 PM PST 23 11323551609 ps
T1234 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_rand_reset.4270572274 Dec 27 01:46:32 PM PST 23 Dec 27 01:46:51 PM PST 23 98240482 ps
T34 /workspace/coverage/cover_reg_top/1.chip_csr_hw_reset.3934810598 Dec 27 01:40:29 PM PST 23 Dec 27 01:46:10 PM PST 23 5494996642 ps
T1235 /workspace/coverage/cover_reg_top/65.xbar_stress_all_with_error.148619023 Dec 27 01:47:25 PM PST 23 Dec 27 01:53:21 PM PST 23 4352183854 ps
T1236 /workspace/coverage/cover_reg_top/46.xbar_same_source.3215303863 Dec 27 01:44:57 PM PST 23 Dec 27 01:45:15 PM PST 23 181090991 ps
T1237 /workspace/coverage/cover_reg_top/15.xbar_random_large_delays.2529912135 Dec 27 01:41:49 PM PST 23 Dec 27 01:45:58 PM PST 23 25002583516 ps
T1238 /workspace/coverage/cover_reg_top/73.xbar_access_same_device_slow_rsp.1425891992 Dec 27 01:47:32 PM PST 23 Dec 27 02:02:48 PM PST 23 54184438120 ps
T1239 /workspace/coverage/cover_reg_top/68.xbar_same_source.2152682983 Dec 27 01:47:22 PM PST 23 Dec 27 01:48:22 PM PST 23 1982300388 ps
T1240 /workspace/coverage/cover_reg_top/1.xbar_random.4022941550 Dec 27 01:40:30 PM PST 23 Dec 27 01:40:58 PM PST 23 693398125 ps
T1241 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_reset_error.3717875318 Dec 27 01:43:06 PM PST 23 Dec 27 01:43:17 PM PST 23 69974136 ps
T1242 /workspace/coverage/cover_reg_top/41.xbar_smoke.101327618 Dec 27 01:45:28 PM PST 23 Dec 27 01:45:36 PM PST 23 48091988 ps
T1243 /workspace/coverage/cover_reg_top/40.xbar_access_same_device.3125892099 Dec 27 01:44:54 PM PST 23 Dec 27 01:45:41 PM PST 23 1012174469 ps
T1244 /workspace/coverage/cover_reg_top/70.xbar_random_slow_rsp.4027110054 Dec 27 01:47:29 PM PST 23 Dec 27 01:52:55 PM PST 23 18647986472 ps
T1245 /workspace/coverage/cover_reg_top/43.xbar_access_same_device_slow_rsp.1563760588 Dec 27 01:44:55 PM PST 23 Dec 27 01:53:34 PM PST 23 32065350587 ps
T1246 /workspace/coverage/cover_reg_top/59.xbar_same_source.1529585215 Dec 27 01:46:18 PM PST 23 Dec 27 01:47:15 PM PST 23 1791563241 ps
T1247 /workspace/coverage/cover_reg_top/36.xbar_unmapped_addr.3118308037 Dec 27 01:44:44 PM PST 23 Dec 27 01:45:32 PM PST 23 1163573951 ps
T1248 /workspace/coverage/cover_reg_top/56.xbar_random_zero_delays.169118199 Dec 27 01:47:33 PM PST 23 Dec 27 01:48:13 PM PST 23 422084491 ps
T1249 /workspace/coverage/cover_reg_top/99.xbar_access_same_device.1441222889 Dec 27 01:49:51 PM PST 23 Dec 27 01:51:20 PM PST 23 2249740240 ps
T1250 /workspace/coverage/cover_reg_top/24.xbar_random_slow_rsp.1141367948 Dec 27 01:42:57 PM PST 23 Dec 27 02:03:29 PM PST 23 71574389693 ps
T1251 /workspace/coverage/cover_reg_top/93.xbar_error_and_unmapped_addr.1885207094 Dec 27 01:49:31 PM PST 23 Dec 27 01:49:45 PM PST 23 90556067 ps
T1252 /workspace/coverage/cover_reg_top/93.xbar_random_zero_delays.642610835 Dec 27 01:49:40 PM PST 23 Dec 27 01:50:13 PM PST 23 303274239 ps
T1253 /workspace/coverage/cover_reg_top/6.chip_csr_rw.2131833992 Dec 27 01:41:15 PM PST 23 Dec 27 01:49:47 PM PST 23 5842484088 ps
T1254 /workspace/coverage/cover_reg_top/99.xbar_access_same_device_slow_rsp.3438342088 Dec 27 01:49:45 PM PST 23 Dec 27 02:21:00 PM PST 23 114579013829 ps
T1255 /workspace/coverage/cover_reg_top/7.xbar_access_same_device_slow_rsp.3032796139 Dec 27 01:41:42 PM PST 23 Dec 27 02:20:51 PM PST 23 144897986051 ps
T1256 /workspace/coverage/cover_reg_top/74.xbar_smoke_slow_rsp.1004033744 Dec 27 01:47:51 PM PST 23 Dec 27 01:49:22 PM PST 23 5887413044 ps
T1257 /workspace/coverage/cover_reg_top/73.xbar_stress_all.2568686450 Dec 27 01:47:27 PM PST 23 Dec 27 01:52:37 PM PST 23 8520201424 ps
T1258 /workspace/coverage/cover_reg_top/98.xbar_stress_all.1199300581 Dec 27 01:49:43 PM PST 23 Dec 27 01:54:57 PM PST 23 9709903314 ps
T1259 /workspace/coverage/cover_reg_top/82.xbar_error_and_unmapped_addr.1715363430 Dec 27 01:48:54 PM PST 23 Dec 27 01:49:41 PM PST 23 1126082254 ps
T1260 /workspace/coverage/cover_reg_top/50.xbar_unmapped_addr.3729842098 Dec 27 01:45:40 PM PST 23 Dec 27 01:46:07 PM PST 23 225046607 ps
T1261 /workspace/coverage/cover_reg_top/73.xbar_random_slow_rsp.1942808613 Dec 27 01:47:34 PM PST 23 Dec 27 02:04:33 PM PST 23 65000531250 ps
T1262 /workspace/coverage/cover_reg_top/8.xbar_stress_all_with_rand_reset.745303413 Dec 27 01:42:12 PM PST 23 Dec 27 01:47:39 PM PST 23 3421179651 ps
T1263 /workspace/coverage/cover_reg_top/21.xbar_smoke_zero_delays.4232543644 Dec 27 01:42:38 PM PST 23 Dec 27 01:42:48 PM PST 23 46408104 ps
T1264 /workspace/coverage/cover_reg_top/52.xbar_stress_all_with_reset_error.149739209 Dec 27 01:45:41 PM PST 23 Dec 27 01:59:43 PM PST 23 20686539547 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%