Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.06 95.43 94.14 95.01 94.90 97.38 99.49


Total test records in report: 2846
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html

T2510 /workspace/coverage/cover_reg_top/20.xbar_same_source.3082336072 Mar 12 03:26:07 PM PDT 24 Mar 12 03:26:22 PM PDT 24 159667794 ps
T2511 /workspace/coverage/cover_reg_top/32.xbar_random_slow_rsp.645786153 Mar 12 03:27:53 PM PDT 24 Mar 12 03:43:55 PM PDT 24 56734129569 ps
T2512 /workspace/coverage/cover_reg_top/25.xbar_stress_all_with_reset_error.435910417 Mar 12 03:26:52 PM PDT 24 Mar 12 03:36:59 PM PDT 24 11799459694 ps
T2513 /workspace/coverage/cover_reg_top/93.xbar_smoke_slow_rsp.3805287922 Mar 12 03:35:20 PM PDT 24 Mar 12 03:36:56 PM PDT 24 5747953767 ps
T2514 /workspace/coverage/cover_reg_top/96.xbar_smoke_zero_delays.2474431651 Mar 12 03:35:42 PM PDT 24 Mar 12 03:35:48 PM PDT 24 42751505 ps
T2515 /workspace/coverage/cover_reg_top/76.xbar_error_and_unmapped_addr.3722505792 Mar 12 03:33:14 PM PDT 24 Mar 12 03:33:30 PM PDT 24 128172662 ps
T2516 /workspace/coverage/cover_reg_top/48.xbar_access_same_device.2942437144 Mar 12 03:29:36 PM PDT 24 Mar 12 03:29:57 PM PDT 24 275984537 ps
T2517 /workspace/coverage/cover_reg_top/44.xbar_error_random.3201321504 Mar 12 03:29:08 PM PDT 24 Mar 12 03:29:23 PM PDT 24 147983699 ps
T2518 /workspace/coverage/cover_reg_top/39.xbar_smoke.4036434563 Mar 12 03:28:24 PM PDT 24 Mar 12 03:28:31 PM PDT 24 117419122 ps
T2519 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_reset_error.2679150648 Mar 12 03:35:52 PM PDT 24 Mar 12 03:54:09 PM PDT 24 9126784126 ps
T2520 /workspace/coverage/cover_reg_top/78.xbar_access_same_device_slow_rsp.1185307006 Mar 12 03:33:35 PM PDT 24 Mar 12 03:55:20 PM PDT 24 66539701405 ps
T2521 /workspace/coverage/cover_reg_top/27.xbar_same_source.802634872 Mar 12 03:27:04 PM PDT 24 Mar 12 03:28:00 PM PDT 24 1739460073 ps
T2522 /workspace/coverage/cover_reg_top/84.xbar_random_zero_delays.1480424848 Mar 12 03:34:12 PM PDT 24 Mar 12 03:34:21 PM PDT 24 74666414 ps
T2523 /workspace/coverage/cover_reg_top/26.xbar_random.149589288 Mar 12 03:26:52 PM PDT 24 Mar 12 03:27:01 PM PDT 24 47329292 ps
T2524 /workspace/coverage/cover_reg_top/22.xbar_random_large_delays.3904684868 Mar 12 03:26:32 PM PDT 24 Mar 12 03:28:47 PM PDT 24 14581156144 ps
T2525 /workspace/coverage/cover_reg_top/46.xbar_random_large_delays.3754425615 Mar 12 03:29:21 PM PDT 24 Mar 12 03:44:35 PM PDT 24 78431262404 ps
T2526 /workspace/coverage/cover_reg_top/92.xbar_stress_all_with_error.4139973061 Mar 12 03:35:13 PM PDT 24 Mar 12 03:35:38 PM PDT 24 616965524 ps
T2527 /workspace/coverage/cover_reg_top/14.xbar_access_same_device.115240858 Mar 12 03:25:28 PM PDT 24 Mar 12 03:25:36 PM PDT 24 60110069 ps
T2528 /workspace/coverage/cover_reg_top/98.xbar_stress_all_with_rand_reset.4124757289 Mar 12 03:36:02 PM PDT 24 Mar 12 03:36:25 PM PDT 24 10818165 ps
T2529 /workspace/coverage/cover_reg_top/91.xbar_random.1388472098 Mar 12 03:35:09 PM PDT 24 Mar 12 03:36:17 PM PDT 24 1775888131 ps
T2530 /workspace/coverage/cover_reg_top/49.xbar_access_same_device.1520607608 Mar 12 03:29:48 PM PDT 24 Mar 12 03:30:27 PM PDT 24 509605395 ps
T2531 /workspace/coverage/cover_reg_top/65.xbar_smoke_large_delays.505451722 Mar 12 03:31:59 PM PDT 24 Mar 12 03:33:19 PM PDT 24 7288486221 ps
T2532 /workspace/coverage/cover_reg_top/88.xbar_random_large_delays.1553120759 Mar 12 03:34:46 PM PDT 24 Mar 12 03:42:36 PM PDT 24 37837170040 ps
T2533 /workspace/coverage/cover_reg_top/66.xbar_smoke_zero_delays.4007275552 Mar 12 03:31:44 PM PDT 24 Mar 12 03:31:51 PM PDT 24 54939422 ps
T2534 /workspace/coverage/cover_reg_top/25.xbar_random_large_delays.4035404838 Mar 12 03:26:47 PM PDT 24 Mar 12 03:31:03 PM PDT 24 23600030081 ps
T2535 /workspace/coverage/cover_reg_top/17.xbar_error_and_unmapped_addr.2993287940 Mar 12 03:25:31 PM PDT 24 Mar 12 03:25:39 PM PDT 24 130578697 ps
T2536 /workspace/coverage/cover_reg_top/29.xbar_unmapped_addr.157000706 Mar 12 03:27:13 PM PDT 24 Mar 12 03:27:22 PM PDT 24 50338990 ps
T2537 /workspace/coverage/cover_reg_top/19.xbar_stress_all_with_rand_reset.1169566377 Mar 12 03:25:46 PM PDT 24 Mar 12 03:33:40 PM PDT 24 4397830688 ps
T2538 /workspace/coverage/cover_reg_top/49.xbar_random_large_delays.1201383265 Mar 12 03:29:45 PM PDT 24 Mar 12 03:35:50 PM PDT 24 33298644924 ps
T2539 /workspace/coverage/cover_reg_top/66.xbar_stress_all_with_error.1071173300 Mar 12 03:31:54 PM PDT 24 Mar 12 03:34:17 PM PDT 24 3561139851 ps
T2540 /workspace/coverage/cover_reg_top/92.xbar_smoke_large_delays.347129568 Mar 12 03:35:10 PM PDT 24 Mar 12 03:36:48 PM PDT 24 8667585434 ps
T2541 /workspace/coverage/cover_reg_top/82.xbar_access_same_device_slow_rsp.2094508856 Mar 12 03:33:54 PM PDT 24 Mar 12 03:45:33 PM PDT 24 36078813777 ps
T2542 /workspace/coverage/cover_reg_top/82.xbar_random_slow_rsp.3799018728 Mar 12 03:33:55 PM PDT 24 Mar 12 03:40:56 PM PDT 24 24195286604 ps
T2543 /workspace/coverage/cover_reg_top/85.xbar_smoke_slow_rsp.2966774517 Mar 12 03:34:16 PM PDT 24 Mar 12 03:35:14 PM PDT 24 3463299142 ps
T2544 /workspace/coverage/cover_reg_top/40.xbar_random.3353719757 Mar 12 03:28:34 PM PDT 24 Mar 12 03:29:00 PM PDT 24 254648365 ps
T2545 /workspace/coverage/cover_reg_top/81.xbar_same_source.4262277904 Mar 12 03:33:46 PM PDT 24 Mar 12 03:34:14 PM PDT 24 411824364 ps
T2546 /workspace/coverage/cover_reg_top/66.xbar_error_random.4076669291 Mar 12 03:31:54 PM PDT 24 Mar 12 03:32:24 PM PDT 24 260113335 ps
T2547 /workspace/coverage/cover_reg_top/52.xbar_error_random.2211769030 Mar 12 03:30:10 PM PDT 24 Mar 12 03:30:58 PM PDT 24 1553764923 ps
T2548 /workspace/coverage/cover_reg_top/72.xbar_stress_all_with_reset_error.1767183555 Mar 12 03:32:47 PM PDT 24 Mar 12 03:35:02 PM PDT 24 359090787 ps
T2549 /workspace/coverage/cover_reg_top/97.xbar_unmapped_addr.2893993093 Mar 12 03:35:57 PM PDT 24 Mar 12 03:36:37 PM PDT 24 327899693 ps
T2550 /workspace/coverage/cover_reg_top/22.xbar_smoke_large_delays.1191080610 Mar 12 03:26:23 PM PDT 24 Mar 12 03:28:01 PM PDT 24 8930378971 ps
T2551 /workspace/coverage/cover_reg_top/66.xbar_smoke.4188451359 Mar 12 03:31:47 PM PDT 24 Mar 12 03:31:56 PM PDT 24 216981774 ps
T2552 /workspace/coverage/cover_reg_top/74.xbar_smoke.2060527001 Mar 12 03:32:53 PM PDT 24 Mar 12 03:33:04 PM PDT 24 245882066 ps
T2553 /workspace/coverage/cover_reg_top/21.xbar_stress_all_with_error.2505160156 Mar 12 03:26:26 PM PDT 24 Mar 12 03:34:18 PM PDT 24 13046078534 ps
T2554 /workspace/coverage/cover_reg_top/50.xbar_error_and_unmapped_addr.703581051 Mar 12 03:30:01 PM PDT 24 Mar 12 03:30:45 PM PDT 24 1066911515 ps
T2555 /workspace/coverage/cover_reg_top/52.xbar_smoke_large_delays.2868478991 Mar 12 03:30:21 PM PDT 24 Mar 12 03:31:37 PM PDT 24 7687941132 ps
T2556 /workspace/coverage/cover_reg_top/45.xbar_smoke.929575099 Mar 12 03:29:12 PM PDT 24 Mar 12 03:29:23 PM PDT 24 237354283 ps
T2557 /workspace/coverage/cover_reg_top/33.xbar_smoke_zero_delays.1214541335 Mar 12 03:27:54 PM PDT 24 Mar 12 03:28:00 PM PDT 24 50243249 ps
T2558 /workspace/coverage/cover_reg_top/57.xbar_smoke.1126451526 Mar 12 03:30:53 PM PDT 24 Mar 12 03:31:02 PM PDT 24 254242889 ps
T2559 /workspace/coverage/cover_reg_top/1.chip_prim_tl_access.813776700 Mar 12 03:24:35 PM PDT 24 Mar 12 03:30:27 PM PDT 24 9330607135 ps
T2560 /workspace/coverage/cover_reg_top/65.xbar_access_same_device_slow_rsp.3701011361 Mar 12 03:31:52 PM PDT 24 Mar 12 03:37:53 PM PDT 24 19682992560 ps
T2561 /workspace/coverage/cover_reg_top/5.xbar_unmapped_addr.1380000228 Mar 12 03:25:13 PM PDT 24 Mar 12 03:25:32 PM PDT 24 149311645 ps
T2562 /workspace/coverage/cover_reg_top/19.chip_tl_errors.911124002 Mar 12 03:25:33 PM PDT 24 Mar 12 03:29:41 PM PDT 24 3436283732 ps
T2563 /workspace/coverage/cover_reg_top/9.chip_csr_rw.4087244594 Mar 12 03:25:15 PM PDT 24 Mar 12 03:29:28 PM PDT 24 3609162687 ps
T2564 /workspace/coverage/cover_reg_top/30.xbar_unmapped_addr.2231583520 Mar 12 03:27:26 PM PDT 24 Mar 12 03:27:53 PM PDT 24 612654397 ps
T2565 /workspace/coverage/cover_reg_top/71.xbar_access_same_device_slow_rsp.3147085819 Mar 12 03:32:40 PM PDT 24 Mar 12 03:57:44 PM PDT 24 79101937616 ps
T2566 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_reset_error.3860397677 Mar 12 03:30:33 PM PDT 24 Mar 12 03:31:35 PM PDT 24 237727480 ps
T2567 /workspace/coverage/cover_reg_top/32.xbar_error_random.1578700386 Mar 12 03:27:53 PM PDT 24 Mar 12 03:28:13 PM PDT 24 224498299 ps
T2568 /workspace/coverage/cover_reg_top/28.xbar_stress_all_with_rand_reset.3800607711 Mar 12 03:27:17 PM PDT 24 Mar 12 03:34:48 PM PDT 24 6102959312 ps
T2569 /workspace/coverage/cover_reg_top/31.xbar_stress_all_with_reset_error.1300445909 Mar 12 03:27:42 PM PDT 24 Mar 12 03:31:46 PM PDT 24 783505077 ps
T2570 /workspace/coverage/cover_reg_top/46.xbar_smoke_large_delays.1208230777 Mar 12 03:29:27 PM PDT 24 Mar 12 03:30:55 PM PDT 24 8613171949 ps
T2571 /workspace/coverage/cover_reg_top/31.xbar_smoke.2802298074 Mar 12 03:27:24 PM PDT 24 Mar 12 03:27:32 PM PDT 24 47812445 ps
T2572 /workspace/coverage/cover_reg_top/80.xbar_access_same_device.188237977 Mar 12 03:33:41 PM PDT 24 Mar 12 03:35:34 PM PDT 24 2743099697 ps
T2573 /workspace/coverage/cover_reg_top/1.xbar_smoke.4290870222 Mar 12 03:24:55 PM PDT 24 Mar 12 03:25:02 PM PDT 24 144359427 ps
T2574 /workspace/coverage/cover_reg_top/92.xbar_access_same_device_slow_rsp.1520296610 Mar 12 03:35:11 PM PDT 24 Mar 12 04:09:05 PM PDT 24 114047997938 ps
T833 /workspace/coverage/cover_reg_top/63.xbar_stress_all_with_reset_error.862489697 Mar 12 03:31:30 PM PDT 24 Mar 12 03:37:41 PM PDT 24 4811844677 ps
T2575 /workspace/coverage/cover_reg_top/60.xbar_stress_all_with_reset_error.3677355975 Mar 12 03:31:15 PM PDT 24 Mar 12 03:36:17 PM PDT 24 4538397647 ps
T2576 /workspace/coverage/cover_reg_top/38.xbar_access_same_device_slow_rsp.689893404 Mar 12 03:28:24 PM PDT 24 Mar 12 03:45:09 PM PDT 24 52043668812 ps
T2577 /workspace/coverage/cover_reg_top/77.xbar_smoke_slow_rsp.199338405 Mar 12 03:33:25 PM PDT 24 Mar 12 03:34:55 PM PDT 24 5517350791 ps
T2578 /workspace/coverage/cover_reg_top/7.xbar_error_and_unmapped_addr.2249088515 Mar 12 03:25:14 PM PDT 24 Mar 12 03:26:06 PM PDT 24 1255450818 ps
T2579 /workspace/coverage/cover_reg_top/27.xbar_stress_all.1780273233 Mar 12 03:27:05 PM PDT 24 Mar 12 03:36:28 PM PDT 24 16421529412 ps
T2580 /workspace/coverage/cover_reg_top/82.xbar_error_random.4125799538 Mar 12 03:34:17 PM PDT 24 Mar 12 03:34:39 PM PDT 24 290941054 ps
T2581 /workspace/coverage/cover_reg_top/93.xbar_access_same_device_slow_rsp.3553979297 Mar 12 03:35:30 PM PDT 24 Mar 12 04:10:08 PM PDT 24 103662478369 ps
T2582 /workspace/coverage/cover_reg_top/99.xbar_smoke_large_delays.3636094848 Mar 12 03:36:08 PM PDT 24 Mar 12 03:37:54 PM PDT 24 9053447320 ps
T2583 /workspace/coverage/cover_reg_top/7.xbar_random.4084072811 Mar 12 03:25:19 PM PDT 24 Mar 12 03:25:34 PM PDT 24 353897585 ps
T2584 /workspace/coverage/cover_reg_top/77.xbar_random_slow_rsp.4053323662 Mar 12 03:33:18 PM PDT 24 Mar 12 03:46:16 PM PDT 24 44763249263 ps
T2585 /workspace/coverage/cover_reg_top/49.xbar_smoke_large_delays.2276352605 Mar 12 03:29:40 PM PDT 24 Mar 12 03:30:49 PM PDT 24 6784899137 ps
T2586 /workspace/coverage/cover_reg_top/50.xbar_access_same_device_slow_rsp.1157511161 Mar 12 03:29:57 PM PDT 24 Mar 12 03:37:40 PM PDT 24 25348726500 ps
T2587 /workspace/coverage/cover_reg_top/31.xbar_smoke_zero_delays.407248595 Mar 12 03:27:25 PM PDT 24 Mar 12 03:27:32 PM PDT 24 40757796 ps
T2588 /workspace/coverage/cover_reg_top/26.xbar_random_large_delays.667073627 Mar 12 03:26:54 PM PDT 24 Mar 12 03:43:37 PM PDT 24 100602860171 ps
T2589 /workspace/coverage/cover_reg_top/55.xbar_error_and_unmapped_addr.3130313307 Mar 12 03:30:40 PM PDT 24 Mar 12 03:31:08 PM PDT 24 261319986 ps
T2590 /workspace/coverage/cover_reg_top/37.xbar_error_random.40112904 Mar 12 03:28:17 PM PDT 24 Mar 12 03:28:25 PM PDT 24 137313268 ps
T2591 /workspace/coverage/cover_reg_top/20.xbar_random_zero_delays.298474910 Mar 12 03:26:03 PM PDT 24 Mar 12 03:26:36 PM PDT 24 367086531 ps
T2592 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_reset_error.2951366081 Mar 12 03:30:02 PM PDT 24 Mar 12 03:32:29 PM PDT 24 3074965658 ps
T2593 /workspace/coverage/cover_reg_top/13.xbar_stress_all_with_rand_reset.3757765810 Mar 12 03:25:23 PM PDT 24 Mar 12 03:29:44 PM PDT 24 2162535880 ps
T2594 /workspace/coverage/cover_reg_top/87.xbar_smoke_large_delays.1016693157 Mar 12 03:34:30 PM PDT 24 Mar 12 03:35:36 PM PDT 24 6121044512 ps
T2595 /workspace/coverage/cover_reg_top/84.xbar_random.3163166746 Mar 12 03:34:09 PM PDT 24 Mar 12 03:34:52 PM PDT 24 1228778713 ps
T2596 /workspace/coverage/cover_reg_top/64.xbar_stress_all_with_reset_error.948320395 Mar 12 03:31:40 PM PDT 24 Mar 12 03:35:13 PM PDT 24 2214480358 ps
T2597 /workspace/coverage/cover_reg_top/22.chip_tl_errors.1014806705 Mar 12 03:26:26 PM PDT 24 Mar 12 03:30:26 PM PDT 24 3696651895 ps
T2598 /workspace/coverage/cover_reg_top/82.xbar_stress_all.1497911196 Mar 12 03:34:17 PM PDT 24 Mar 12 03:46:24 PM PDT 24 17224246170 ps
T2599 /workspace/coverage/cover_reg_top/74.xbar_access_same_device_slow_rsp.2778552368 Mar 12 03:32:52 PM PDT 24 Mar 12 03:46:04 PM PDT 24 42831688110 ps
T2600 /workspace/coverage/cover_reg_top/4.xbar_smoke_slow_rsp.2855973742 Mar 12 03:25:04 PM PDT 24 Mar 12 03:26:28 PM PDT 24 4960856050 ps
T2601 /workspace/coverage/cover_reg_top/29.xbar_error_and_unmapped_addr.2350510029 Mar 12 03:27:14 PM PDT 24 Mar 12 03:27:40 PM PDT 24 209917067 ps
T2602 /workspace/coverage/cover_reg_top/88.xbar_stress_all.1310794036 Mar 12 03:34:47 PM PDT 24 Mar 12 03:40:53 PM PDT 24 4456212076 ps
T2603 /workspace/coverage/cover_reg_top/2.xbar_error_and_unmapped_addr.3478279056 Mar 12 03:24:39 PM PDT 24 Mar 12 03:24:56 PM PDT 24 158449439 ps
T2604 /workspace/coverage/cover_reg_top/16.xbar_random_zero_delays.888471166 Mar 12 03:25:30 PM PDT 24 Mar 12 03:26:17 PM PDT 24 533723712 ps
T2605 /workspace/coverage/cover_reg_top/63.xbar_same_source.3859468488 Mar 12 03:31:33 PM PDT 24 Mar 12 03:32:45 PM PDT 24 2477994574 ps
T2606 /workspace/coverage/cover_reg_top/69.xbar_random_slow_rsp.1762159519 Mar 12 03:32:23 PM PDT 24 Mar 12 03:49:34 PM PDT 24 57643941533 ps
T2607 /workspace/coverage/cover_reg_top/43.xbar_stress_all.767079512 Mar 12 03:29:03 PM PDT 24 Mar 12 03:33:00 PM PDT 24 2756281482 ps
T2608 /workspace/coverage/cover_reg_top/21.xbar_stress_all_with_reset_error.2142840480 Mar 12 03:26:23 PM PDT 24 Mar 12 03:30:45 PM PDT 24 2407144528 ps
T2609 /workspace/coverage/cover_reg_top/74.xbar_stress_all_with_reset_error.2691512397 Mar 12 03:33:02 PM PDT 24 Mar 12 03:37:02 PM PDT 24 794394811 ps
T2610 /workspace/coverage/cover_reg_top/18.xbar_smoke.3877323144 Mar 12 03:25:29 PM PDT 24 Mar 12 03:25:37 PM PDT 24 51245362 ps
T2611 /workspace/coverage/cover_reg_top/67.xbar_access_same_device_slow_rsp.1192183165 Mar 12 03:32:02 PM PDT 24 Mar 12 03:48:43 PM PDT 24 55406426200 ps
T2612 /workspace/coverage/cover_reg_top/41.xbar_access_same_device_slow_rsp.3164646085 Mar 12 03:28:48 PM PDT 24 Mar 12 04:03:25 PM PDT 24 115753668182 ps
T2613 /workspace/coverage/cover_reg_top/38.xbar_smoke.905081934 Mar 12 03:28:20 PM PDT 24 Mar 12 03:28:28 PM PDT 24 222181584 ps
T2614 /workspace/coverage/cover_reg_top/48.xbar_smoke.1384966288 Mar 12 03:29:35 PM PDT 24 Mar 12 03:29:44 PM PDT 24 190589011 ps
T2615 /workspace/coverage/cover_reg_top/5.xbar_stress_all_with_error.3403474076 Mar 12 03:25:01 PM PDT 24 Mar 12 03:33:40 PM PDT 24 15540459571 ps
T2616 /workspace/coverage/cover_reg_top/42.xbar_access_same_device.1697101126 Mar 12 03:28:55 PM PDT 24 Mar 12 03:29:54 PM PDT 24 1536154489 ps
T2617 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_reset_error.417809423 Mar 12 03:34:48 PM PDT 24 Mar 12 03:39:11 PM PDT 24 2047181504 ps
T2618 /workspace/coverage/cover_reg_top/81.xbar_smoke.1850911258 Mar 12 03:33:50 PM PDT 24 Mar 12 03:33:59 PM PDT 24 218162041 ps
T2619 /workspace/coverage/cover_reg_top/45.xbar_access_same_device.1841139070 Mar 12 03:29:09 PM PDT 24 Mar 12 03:29:22 PM PDT 24 92061948 ps
T2620 /workspace/coverage/cover_reg_top/30.xbar_stress_all_with_rand_reset.2467787167 Mar 12 03:27:28 PM PDT 24 Mar 12 03:30:53 PM PDT 24 2304653159 ps
T2621 /workspace/coverage/cover_reg_top/47.xbar_stress_all_with_rand_reset.4264198101 Mar 12 03:29:34 PM PDT 24 Mar 12 03:35:56 PM PDT 24 6773835139 ps
T2622 /workspace/coverage/cover_reg_top/30.xbar_smoke.3509041325 Mar 12 03:27:18 PM PDT 24 Mar 12 03:27:27 PM PDT 24 146386076 ps
T598 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_reset_error.1265846123 Mar 12 03:33:29 PM PDT 24 Mar 12 03:41:08 PM PDT 24 4175692955 ps
T2623 /workspace/coverage/cover_reg_top/31.xbar_unmapped_addr.3113121539 Mar 12 03:27:35 PM PDT 24 Mar 12 03:28:30 PM PDT 24 1264357944 ps
T2624 /workspace/coverage/cover_reg_top/10.chip_csr_rw.969800168 Mar 12 03:25:18 PM PDT 24 Mar 12 03:34:25 PM PDT 24 6044697559 ps
T2625 /workspace/coverage/cover_reg_top/46.xbar_smoke_slow_rsp.594654459 Mar 12 03:29:18 PM PDT 24 Mar 12 03:30:17 PM PDT 24 3296063164 ps
T2626 /workspace/coverage/cover_reg_top/16.xbar_smoke_zero_delays.467402526 Mar 12 03:25:26 PM PDT 24 Mar 12 03:25:33 PM PDT 24 48601917 ps
T2627 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_rand_reset.2375353490 Mar 12 03:32:14 PM PDT 24 Mar 12 03:38:55 PM PDT 24 5385996845 ps
T2628 /workspace/coverage/cover_reg_top/39.xbar_random.4024008524 Mar 12 03:28:26 PM PDT 24 Mar 12 03:29:12 PM PDT 24 1331846332 ps
T2629 /workspace/coverage/cover_reg_top/74.xbar_smoke_zero_delays.4131654068 Mar 12 03:32:53 PM PDT 24 Mar 12 03:33:00 PM PDT 24 44913069 ps
T2630 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_rand_reset.735349403 Mar 12 03:35:46 PM PDT 24 Mar 12 03:45:13 PM PDT 24 7877894085 ps
T2631 /workspace/coverage/cover_reg_top/6.chip_csr_rw.4227167508 Mar 12 03:25:16 PM PDT 24 Mar 12 03:34:34 PM PDT 24 5610101395 ps
T2632 /workspace/coverage/cover_reg_top/66.xbar_access_same_device_slow_rsp.2565360361 Mar 12 03:31:51 PM PDT 24 Mar 12 03:54:19 PM PDT 24 72633301959 ps
T2633 /workspace/coverage/cover_reg_top/50.xbar_smoke_large_delays.2088126484 Mar 12 03:29:47 PM PDT 24 Mar 12 03:31:24 PM PDT 24 9123203953 ps
T2634 /workspace/coverage/cover_reg_top/86.xbar_error_random.1895118952 Mar 12 03:34:42 PM PDT 24 Mar 12 03:35:05 PM PDT 24 667169163 ps
T2635 /workspace/coverage/cover_reg_top/37.xbar_random.1125528719 Mar 12 03:28:09 PM PDT 24 Mar 12 03:29:20 PM PDT 24 1920861549 ps
T2636 /workspace/coverage/cover_reg_top/42.xbar_error_random.1162528987 Mar 12 03:28:55 PM PDT 24 Mar 12 03:29:12 PM PDT 24 470506313 ps
T2637 /workspace/coverage/cover_reg_top/73.xbar_random_zero_delays.1532653616 Mar 12 03:32:45 PM PDT 24 Mar 12 03:33:25 PM PDT 24 402481042 ps
T2638 /workspace/coverage/cover_reg_top/90.xbar_access_same_device.598476071 Mar 12 03:34:59 PM PDT 24 Mar 12 03:37:06 PM PDT 24 2952984952 ps
T2639 /workspace/coverage/cover_reg_top/13.xbar_smoke_zero_delays.3944712618 Mar 12 03:25:27 PM PDT 24 Mar 12 03:25:35 PM PDT 24 51971406 ps
T2640 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_rand_reset.634835571 Mar 12 03:32:54 PM PDT 24 Mar 12 03:33:12 PM PDT 24 36810900 ps
T2641 /workspace/coverage/cover_reg_top/19.xbar_stress_all.619630890 Mar 12 03:25:50 PM PDT 24 Mar 12 03:32:50 PM PDT 24 10753458605 ps
T2642 /workspace/coverage/cover_reg_top/81.xbar_access_same_device_slow_rsp.391455905 Mar 12 03:33:47 PM PDT 24 Mar 12 04:10:06 PM PDT 24 115325259193 ps
T2643 /workspace/coverage/cover_reg_top/65.xbar_unmapped_addr.1765925387 Mar 12 03:31:46 PM PDT 24 Mar 12 03:32:21 PM PDT 24 862652444 ps
T2644 /workspace/coverage/cover_reg_top/73.xbar_random.668082580 Mar 12 03:32:47 PM PDT 24 Mar 12 03:33:25 PM PDT 24 499926986 ps
T2645 /workspace/coverage/cover_reg_top/1.chip_rv_dm_lc_disabled.3823017966 Mar 12 03:24:59 PM PDT 24 Mar 12 03:31:49 PM PDT 24 10249617342 ps
T2646 /workspace/coverage/cover_reg_top/26.xbar_smoke_zero_delays.1730645366 Mar 12 03:26:49 PM PDT 24 Mar 12 03:26:56 PM PDT 24 57291182 ps
T2647 /workspace/coverage/cover_reg_top/99.xbar_random_zero_delays.3684797457 Mar 12 03:36:20 PM PDT 24 Mar 12 03:37:15 PM PDT 24 605177939 ps
T2648 /workspace/coverage/cover_reg_top/8.xbar_stress_all_with_reset_error.2516980521 Mar 12 03:25:18 PM PDT 24 Mar 12 03:32:55 PM PDT 24 4524940978 ps
T2649 /workspace/coverage/cover_reg_top/74.xbar_error_and_unmapped_addr.1327880024 Mar 12 03:33:03 PM PDT 24 Mar 12 03:33:09 PM PDT 24 26422819 ps
T2650 /workspace/coverage/cover_reg_top/48.xbar_stress_all_with_reset_error.741725277 Mar 12 03:29:43 PM PDT 24 Mar 12 03:35:15 PM PDT 24 2063949054 ps
T2651 /workspace/coverage/cover_reg_top/16.xbar_stress_all_with_reset_error.74949245 Mar 12 03:25:28 PM PDT 24 Mar 12 03:30:24 PM PDT 24 1615984745 ps
T2652 /workspace/coverage/cover_reg_top/87.xbar_smoke.2616437127 Mar 12 03:34:41 PM PDT 24 Mar 12 03:34:51 PM PDT 24 230587128 ps
T2653 /workspace/coverage/cover_reg_top/63.xbar_random_zero_delays.1458000494 Mar 12 03:31:33 PM PDT 24 Mar 12 03:31:49 PM PDT 24 186262254 ps
T2654 /workspace/coverage/cover_reg_top/45.xbar_random_zero_delays.2559457985 Mar 12 03:29:10 PM PDT 24 Mar 12 03:29:30 PM PDT 24 176843352 ps
T2655 /workspace/coverage/cover_reg_top/56.xbar_random_slow_rsp.4282001606 Mar 12 03:30:42 PM PDT 24 Mar 12 03:46:00 PM PDT 24 54051523505 ps
T2656 /workspace/coverage/cover_reg_top/85.xbar_same_source.2136609199 Mar 12 03:34:18 PM PDT 24 Mar 12 03:34:57 PM PDT 24 526670268 ps
T2657 /workspace/coverage/cover_reg_top/55.xbar_smoke_large_delays.1704694422 Mar 12 03:30:34 PM PDT 24 Mar 12 03:32:00 PM PDT 24 8046904616 ps
T2658 /workspace/coverage/cover_reg_top/73.xbar_unmapped_addr.3951994493 Mar 12 03:32:58 PM PDT 24 Mar 12 03:33:15 PM PDT 24 290117193 ps
T2659 /workspace/coverage/cover_reg_top/18.xbar_access_same_device.3925972879 Mar 12 03:25:28 PM PDT 24 Mar 12 03:25:51 PM PDT 24 426046216 ps
T2660 /workspace/coverage/cover_reg_top/26.xbar_same_source.1851771387 Mar 12 03:26:56 PM PDT 24 Mar 12 03:27:49 PM PDT 24 1616235906 ps
T2661 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_reset_error.969874448 Mar 12 03:35:21 PM PDT 24 Mar 12 03:43:45 PM PDT 24 8024963710 ps
T2662 /workspace/coverage/cover_reg_top/1.chip_csr_rw.3036400016 Mar 12 03:24:39 PM PDT 24 Mar 12 03:29:37 PM PDT 24 4151537544 ps
T2663 /workspace/coverage/cover_reg_top/90.xbar_smoke_slow_rsp.1050835850 Mar 12 03:34:59 PM PDT 24 Mar 12 03:36:38 PM PDT 24 5704207329 ps
T2664 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_error.3849519399 Mar 12 03:30:34 PM PDT 24 Mar 12 03:37:34 PM PDT 24 11435394408 ps
T2665 /workspace/coverage/cover_reg_top/79.xbar_unmapped_addr.84385546 Mar 12 03:33:37 PM PDT 24 Mar 12 03:34:17 PM PDT 24 886336799 ps
T2666 /workspace/coverage/cover_reg_top/16.xbar_random.855392044 Mar 12 03:25:32 PM PDT 24 Mar 12 03:26:06 PM PDT 24 945731429 ps
T2667 /workspace/coverage/cover_reg_top/60.xbar_access_same_device.2076004327 Mar 12 03:31:20 PM PDT 24 Mar 12 03:31:56 PM PDT 24 348954394 ps
T2668 /workspace/coverage/cover_reg_top/59.xbar_access_same_device.2180834435 Mar 12 03:31:05 PM PDT 24 Mar 12 03:31:43 PM PDT 24 463768732 ps
T2669 /workspace/coverage/cover_reg_top/90.xbar_same_source.3923285551 Mar 12 03:35:02 PM PDT 24 Mar 12 03:35:27 PM PDT 24 322667970 ps
T2670 /workspace/coverage/cover_reg_top/97.xbar_smoke_large_delays.2636926707 Mar 12 03:35:54 PM PDT 24 Mar 12 03:37:41 PM PDT 24 10781373533 ps
T2671 /workspace/coverage/cover_reg_top/82.xbar_access_same_device.3431484402 Mar 12 03:33:54 PM PDT 24 Mar 12 03:34:15 PM PDT 24 384183098 ps
T2672 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_error.4171184212 Mar 12 03:27:17 PM PDT 24 Mar 12 03:29:28 PM PDT 24 3954372248 ps
T2673 /workspace/coverage/cover_reg_top/78.xbar_random_slow_rsp.500027374 Mar 12 03:33:30 PM PDT 24 Mar 12 03:34:57 PM PDT 24 4772980959 ps
T2674 /workspace/coverage/cover_reg_top/13.xbar_stress_all.2632753236 Mar 12 03:25:27 PM PDT 24 Mar 12 03:29:55 PM PDT 24 3514878898 ps
T2675 /workspace/coverage/cover_reg_top/23.xbar_error_random.1653059364 Mar 12 03:26:40 PM PDT 24 Mar 12 03:27:39 PM PDT 24 1888275952 ps
T2676 /workspace/coverage/cover_reg_top/45.xbar_random_large_delays.214176080 Mar 12 03:29:14 PM PDT 24 Mar 12 03:50:02 PM PDT 24 109796381706 ps
T2677 /workspace/coverage/cover_reg_top/48.xbar_access_same_device_slow_rsp.3047983405 Mar 12 03:29:33 PM PDT 24 Mar 12 03:32:38 PM PDT 24 11111190375 ps
T2678 /workspace/coverage/cover_reg_top/81.xbar_unmapped_addr.1737487238 Mar 12 03:33:47 PM PDT 24 Mar 12 03:34:03 PM PDT 24 122301590 ps
T2679 /workspace/coverage/cover_reg_top/29.xbar_random_slow_rsp.2102872013 Mar 12 03:27:13 PM PDT 24 Mar 12 03:36:05 PM PDT 24 29970339836 ps
T2680 /workspace/coverage/cover_reg_top/28.xbar_access_same_device.554205922 Mar 12 03:27:13 PM PDT 24 Mar 12 03:28:19 PM PDT 24 1086229817 ps
T2681 /workspace/coverage/cover_reg_top/27.xbar_smoke_large_delays.444143271 Mar 12 03:26:54 PM PDT 24 Mar 12 03:27:59 PM PDT 24 6468597521 ps
T2682 /workspace/coverage/cover_reg_top/33.xbar_same_source.142564306 Mar 12 03:27:49 PM PDT 24 Mar 12 03:27:59 PM PDT 24 118280031 ps
T2683 /workspace/coverage/cover_reg_top/31.xbar_random_large_delays.3868999201 Mar 12 03:27:26 PM PDT 24 Mar 12 03:36:19 PM PDT 24 53069667868 ps
T2684 /workspace/coverage/cover_reg_top/56.xbar_random_zero_delays.3621581756 Mar 12 03:30:43 PM PDT 24 Mar 12 03:31:17 PM PDT 24 385446122 ps
T2685 /workspace/coverage/cover_reg_top/87.xbar_same_source.617694883 Mar 12 03:34:38 PM PDT 24 Mar 12 03:35:01 PM PDT 24 298299118 ps
T2686 /workspace/coverage/cover_reg_top/88.xbar_smoke_large_delays.4200857141 Mar 12 03:34:46 PM PDT 24 Mar 12 03:36:24 PM PDT 24 8492712888 ps
T2687 /workspace/coverage/cover_reg_top/62.xbar_error_and_unmapped_addr.3807150137 Mar 12 03:31:31 PM PDT 24 Mar 12 03:31:57 PM PDT 24 620686806 ps
T2688 /workspace/coverage/cover_reg_top/17.chip_tl_errors.536981461 Mar 12 03:25:28 PM PDT 24 Mar 12 03:29:57 PM PDT 24 3449466697 ps
T2689 /workspace/coverage/cover_reg_top/50.xbar_stress_all_with_reset_error.3751585185 Mar 12 03:30:01 PM PDT 24 Mar 12 03:36:07 PM PDT 24 6329967258 ps
T2690 /workspace/coverage/cover_reg_top/49.xbar_unmapped_addr.2579155709 Mar 12 03:29:48 PM PDT 24 Mar 12 03:30:19 PM PDT 24 236576945 ps
T2691 /workspace/coverage/cover_reg_top/51.xbar_smoke_zero_delays.1457329746 Mar 12 03:30:02 PM PDT 24 Mar 12 03:30:08 PM PDT 24 51325620 ps
T2692 /workspace/coverage/cover_reg_top/13.xbar_error_random.521386549 Mar 12 03:25:27 PM PDT 24 Mar 12 03:25:49 PM PDT 24 249328026 ps
T2693 /workspace/coverage/cover_reg_top/80.xbar_error_random.1175845306 Mar 12 03:33:42 PM PDT 24 Mar 12 03:34:02 PM PDT 24 220794239 ps
T2694 /workspace/coverage/cover_reg_top/67.xbar_random_slow_rsp.553948467 Mar 12 03:31:59 PM PDT 24 Mar 12 03:39:34 PM PDT 24 26642556211 ps
T2695 /workspace/coverage/cover_reg_top/71.xbar_smoke_large_delays.361984066 Mar 12 03:32:30 PM PDT 24 Mar 12 03:33:29 PM PDT 24 5586773987 ps
T2696 /workspace/coverage/cover_reg_top/13.chip_tl_errors.831354198 Mar 12 03:25:25 PM PDT 24 Mar 12 03:28:12 PM PDT 24 2852669050 ps
T2697 /workspace/coverage/cover_reg_top/21.xbar_error_random.1100568192 Mar 12 03:26:21 PM PDT 24 Mar 12 03:27:10 PM PDT 24 605274187 ps
T2698 /workspace/coverage/cover_reg_top/33.xbar_random_zero_delays.4278715781 Mar 12 03:27:50 PM PDT 24 Mar 12 03:28:35 PM PDT 24 510926551 ps
T2699 /workspace/coverage/cover_reg_top/47.xbar_random_large_delays.590094647 Mar 12 03:29:27 PM PDT 24 Mar 12 03:33:29 PM PDT 24 20466594888 ps
T2700 /workspace/coverage/cover_reg_top/90.xbar_stress_all_with_rand_reset.371522165 Mar 12 03:35:06 PM PDT 24 Mar 12 03:35:25 PM PDT 24 86724693 ps
T2701 /workspace/coverage/cover_reg_top/72.xbar_access_same_device.2787440316 Mar 12 03:32:47 PM PDT 24 Mar 12 03:33:43 PM PDT 24 525321416 ps
T2702 /workspace/coverage/cover_reg_top/8.xbar_smoke.1014100406 Mar 12 03:25:17 PM PDT 24 Mar 12 03:25:28 PM PDT 24 264045676 ps
T2703 /workspace/coverage/cover_reg_top/11.xbar_smoke_large_delays.2573922378 Mar 12 03:25:26 PM PDT 24 Mar 12 03:26:31 PM PDT 24 5960663540 ps
T2704 /workspace/coverage/cover_reg_top/51.xbar_access_same_device.3110164047 Mar 12 03:30:04 PM PDT 24 Mar 12 03:30:49 PM PDT 24 1007738377 ps
T2705 /workspace/coverage/cover_reg_top/71.xbar_smoke_zero_delays.3950134077 Mar 12 03:32:28 PM PDT 24 Mar 12 03:32:35 PM PDT 24 46803985 ps
T2706 /workspace/coverage/cover_reg_top/94.xbar_smoke_zero_delays.3202243231 Mar 12 03:35:25 PM PDT 24 Mar 12 03:35:32 PM PDT 24 44125043 ps
T2707 /workspace/coverage/cover_reg_top/23.xbar_error_and_unmapped_addr.2241316678 Mar 12 03:26:38 PM PDT 24 Mar 12 03:26:57 PM PDT 24 156995626 ps
T2708 /workspace/coverage/cover_reg_top/76.xbar_smoke_zero_delays.1234012960 Mar 12 03:33:13 PM PDT 24 Mar 12 03:33:20 PM PDT 24 40659788 ps
T2709 /workspace/coverage/cover_reg_top/29.xbar_smoke.16514361 Mar 12 03:27:16 PM PDT 24 Mar 12 03:27:22 PM PDT 24 41147338 ps
T2710 /workspace/coverage/cover_reg_top/87.xbar_stress_all_with_error.1898989608 Mar 12 03:34:42 PM PDT 24 Mar 12 03:49:58 PM PDT 24 23329756125 ps
T2711 /workspace/coverage/cover_reg_top/38.xbar_random_slow_rsp.579676496 Mar 12 03:28:24 PM PDT 24 Mar 12 03:32:39 PM PDT 24 13867012255 ps
T2712 /workspace/coverage/cover_reg_top/94.xbar_same_source.837748100 Mar 12 03:35:39 PM PDT 24 Mar 12 03:35:51 PM PDT 24 135219755 ps
T411 /workspace/coverage/cover_reg_top/19.chip_csr_rw.3111647150 Mar 12 03:25:51 PM PDT 24 Mar 12 03:30:00 PM PDT 24 3375021922 ps
T2713 /workspace/coverage/cover_reg_top/74.xbar_smoke_slow_rsp.3344105703 Mar 12 03:32:53 PM PDT 24 Mar 12 03:33:53 PM PDT 24 3505920378 ps
T2714 /workspace/coverage/cover_reg_top/24.xbar_random_zero_delays.1162905029 Mar 12 03:26:38 PM PDT 24 Mar 12 03:26:56 PM PDT 24 189218944 ps
T2715 /workspace/coverage/cover_reg_top/92.xbar_unmapped_addr.1585777161 Mar 12 03:35:12 PM PDT 24 Mar 12 03:35:44 PM PDT 24 285215667 ps
T2716 /workspace/coverage/cover_reg_top/47.xbar_unmapped_addr.1763846529 Mar 12 03:29:42 PM PDT 24 Mar 12 03:30:08 PM PDT 24 190567657 ps
T2717 /workspace/coverage/cover_reg_top/75.xbar_random_slow_rsp.2966549052 Mar 12 03:33:01 PM PDT 24 Mar 12 03:33:37 PM PDT 24 2002811434 ps
T2718 /workspace/coverage/cover_reg_top/13.xbar_smoke_slow_rsp.2077172329 Mar 12 03:25:28 PM PDT 24 Mar 12 03:26:48 PM PDT 24 5198876837 ps
T2719 /workspace/coverage/cover_reg_top/89.xbar_same_source.3401588592 Mar 12 03:34:57 PM PDT 24 Mar 12 03:36:17 PM PDT 24 2603150839 ps
T2720 /workspace/coverage/cover_reg_top/48.xbar_error_and_unmapped_addr.342981752 Mar 12 03:29:42 PM PDT 24 Mar 12 03:30:15 PM PDT 24 313157833 ps
T2721 /workspace/coverage/cover_reg_top/60.xbar_random_large_delays.410887437 Mar 12 03:31:20 PM PDT 24 Mar 12 03:33:54 PM PDT 24 13237583542 ps
T2722 /workspace/coverage/cover_reg_top/33.xbar_smoke_large_delays.4248839369 Mar 12 03:27:40 PM PDT 24 Mar 12 03:28:48 PM PDT 24 6303687587 ps
T2723 /workspace/coverage/cover_reg_top/53.xbar_smoke_large_delays.3456297776 Mar 12 03:30:19 PM PDT 24 Mar 12 03:31:24 PM PDT 24 6329027094 ps
T2724 /workspace/coverage/cover_reg_top/6.xbar_unmapped_addr.762825806 Mar 12 03:25:15 PM PDT 24 Mar 12 03:26:02 PM PDT 24 932473829 ps
T2725 /workspace/coverage/cover_reg_top/92.xbar_stress_all.2739205868 Mar 12 03:35:10 PM PDT 24 Mar 12 03:36:25 PM PDT 24 1813428362 ps
T2726 /workspace/coverage/cover_reg_top/25.xbar_error_and_unmapped_addr.2483033751 Mar 12 03:26:46 PM PDT 24 Mar 12 03:27:09 PM PDT 24 550064971 ps
T2727 /workspace/coverage/cover_reg_top/96.xbar_access_same_device_slow_rsp.973306249 Mar 12 03:35:41 PM PDT 24 Mar 12 04:22:31 PM PDT 24 142939694399 ps
T2728 /workspace/coverage/cover_reg_top/98.xbar_smoke.4092491106 Mar 12 03:35:55 PM PDT 24 Mar 12 03:36:06 PM PDT 24 268956376 ps
T2729 /workspace/coverage/cover_reg_top/77.xbar_access_same_device_slow_rsp.756769937 Mar 12 03:33:21 PM PDT 24 Mar 12 04:01:07 PM PDT 24 88323916858 ps
T2730 /workspace/coverage/cover_reg_top/20.chip_tl_errors.997441261 Mar 12 03:26:00 PM PDT 24 Mar 12 03:27:28 PM PDT 24 2600096379 ps
T2731 /workspace/coverage/cover_reg_top/59.xbar_random_large_delays.294904212 Mar 12 03:31:03 PM PDT 24 Mar 12 03:36:23 PM PDT 24 30507927813 ps
T2732 /workspace/coverage/cover_reg_top/63.xbar_stress_all_with_error.2930104360 Mar 12 03:31:32 PM PDT 24 Mar 12 03:42:45 PM PDT 24 17385410066 ps
T2733 /workspace/coverage/cover_reg_top/38.xbar_stress_all_with_reset_error.2066042848 Mar 12 03:28:26 PM PDT 24 Mar 12 03:38:01 PM PDT 24 4845111539 ps
T2734 /workspace/coverage/cover_reg_top/11.chip_csr_rw.2583217968 Mar 12 03:25:30 PM PDT 24 Mar 12 03:34:00 PM PDT 24 4931545916 ps
T2735 /workspace/coverage/cover_reg_top/57.xbar_smoke_zero_delays.933320205 Mar 12 03:30:53 PM PDT 24 Mar 12 03:30:58 PM PDT 24 37123091 ps
T2736 /workspace/coverage/cover_reg_top/21.xbar_smoke_zero_delays.2253584948 Mar 12 03:26:13 PM PDT 24 Mar 12 03:26:20 PM PDT 24 39320000 ps
T2737 /workspace/coverage/cover_reg_top/30.xbar_random.1885158897 Mar 12 03:27:20 PM PDT 24 Mar 12 03:27:32 PM PDT 24 101558203 ps
T2738 /workspace/coverage/cover_reg_top/23.xbar_random_slow_rsp.455066578 Mar 12 03:26:39 PM PDT 24 Mar 12 03:27:26 PM PDT 24 2769610381 ps
T2739 /workspace/coverage/cover_reg_top/98.xbar_smoke_large_delays.980553874 Mar 12 03:35:56 PM PDT 24 Mar 12 03:37:14 PM PDT 24 7147813231 ps
T2740 /workspace/coverage/cover_reg_top/21.xbar_stress_all.2243736350 Mar 12 03:26:26 PM PDT 24 Mar 12 03:28:24 PM PDT 24 1390521834 ps
T2741 /workspace/coverage/cover_reg_top/15.xbar_stress_all.152543414 Mar 12 03:25:29 PM PDT 24 Mar 12 03:37:32 PM PDT 24 20999716186 ps
T2742 /workspace/coverage/cover_reg_top/5.xbar_smoke_slow_rsp.3769412019 Mar 12 03:25:18 PM PDT 24 Mar 12 03:26:54 PM PDT 24 5914949286 ps
T2743 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_reset_error.3912860799 Mar 12 03:25:24 PM PDT 24 Mar 12 03:37:37 PM PDT 24 17725948293 ps
T2744 /workspace/coverage/cover_reg_top/14.xbar_stress_all.3035766512 Mar 12 03:25:31 PM PDT 24 Mar 12 03:30:09 PM PDT 24 7474281835 ps
T2745 /workspace/coverage/cover_reg_top/4.xbar_random_zero_delays.1601050715 Mar 12 03:25:04 PM PDT 24 Mar 12 03:25:17 PM PDT 24 124372346 ps
T2746 /workspace/coverage/cover_reg_top/68.xbar_same_source.2805619926 Mar 12 03:32:10 PM PDT 24 Mar 12 03:32:23 PM PDT 24 123780353 ps
T2747 /workspace/coverage/cover_reg_top/67.xbar_smoke_zero_delays.1316923405 Mar 12 03:31:59 PM PDT 24 Mar 12 03:32:07 PM PDT 24 50780788 ps
T2748 /workspace/coverage/cover_reg_top/4.xbar_stress_all.1931406090 Mar 12 03:24:54 PM PDT 24 Mar 12 03:28:03 PM PDT 24 2325473728 ps
T2749 /workspace/coverage/cover_reg_top/56.xbar_stress_all.3433385845 Mar 12 03:30:44 PM PDT 24 Mar 12 03:39:48 PM PDT 24 16184450471 ps
T2750 /workspace/coverage/cover_reg_top/62.xbar_random_zero_delays.1940155667 Mar 12 03:31:28 PM PDT 24 Mar 12 03:31:37 PM PDT 24 68864533 ps
T2751 /workspace/coverage/cover_reg_top/36.xbar_stress_all.993884612 Mar 12 03:28:12 PM PDT 24 Mar 12 03:35:59 PM PDT 24 11896326811 ps
T2752 /workspace/coverage/cover_reg_top/40.xbar_smoke_zero_delays.133422726 Mar 12 03:28:36 PM PDT 24 Mar 12 03:28:43 PM PDT 24 43915586 ps
T2753 /workspace/coverage/cover_reg_top/80.xbar_smoke_slow_rsp.443462323 Mar 12 03:33:46 PM PDT 24 Mar 12 03:35:23 PM PDT 24 5684340389 ps
T2754 /workspace/coverage/cover_reg_top/8.chip_csr_rw.169116939 Mar 12 03:25:09 PM PDT 24 Mar 12 03:34:10 PM PDT 24 5757985360 ps
T2755 /workspace/coverage/cover_reg_top/62.xbar_error_random.3345048783 Mar 12 03:31:33 PM PDT 24 Mar 12 03:32:01 PM PDT 24 274605021 ps
T2756 /workspace/coverage/cover_reg_top/47.xbar_random_zero_delays.3208235481 Mar 12 03:29:28 PM PDT 24 Mar 12 03:30:16 PM PDT 24 573815184 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%