Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.06 95.43 94.14 95.01 94.90 97.38 99.49


Total test records in report: 2846
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html

T1560 /workspace/coverage/cover_reg_top/63.xbar_smoke.2241826580 Mar 12 03:31:30 PM PDT 24 Mar 12 03:31:39 PM PDT 24 211694458 ps
T1561 /workspace/coverage/cover_reg_top/71.xbar_smoke.3975327354 Mar 12 03:32:31 PM PDT 24 Mar 12 03:32:38 PM PDT 24 47795974 ps
T1562 /workspace/coverage/cover_reg_top/35.xbar_smoke_large_delays.3371835212 Mar 12 03:27:56 PM PDT 24 Mar 12 03:29:51 PM PDT 24 10085897033 ps
T1563 /workspace/coverage/cover_reg_top/75.xbar_access_same_device.478948113 Mar 12 03:33:01 PM PDT 24 Mar 12 03:33:37 PM PDT 24 471145507 ps
T1564 /workspace/coverage/cover_reg_top/46.xbar_smoke_zero_delays.977798691 Mar 12 03:29:18 PM PDT 24 Mar 12 03:29:23 PM PDT 24 40507523 ps
T1565 /workspace/coverage/cover_reg_top/10.xbar_random_zero_delays.4202379265 Mar 12 03:25:12 PM PDT 24 Mar 12 03:25:34 PM PDT 24 247493446 ps
T1566 /workspace/coverage/cover_reg_top/58.xbar_smoke_large_delays.1722276412 Mar 12 03:31:10 PM PDT 24 Mar 12 03:32:25 PM PDT 24 7022676082 ps
T1567 /workspace/coverage/cover_reg_top/1.xbar_error_and_unmapped_addr.245090236 Mar 12 03:24:30 PM PDT 24 Mar 12 03:25:21 PM PDT 24 1366317205 ps
T840 /workspace/coverage/cover_reg_top/71.xbar_stress_all_with_reset_error.2786260991 Mar 12 03:32:39 PM PDT 24 Mar 12 03:50:28 PM PDT 24 23080046939 ps
T1568 /workspace/coverage/cover_reg_top/11.xbar_access_same_device.2066576329 Mar 12 03:25:17 PM PDT 24 Mar 12 03:26:24 PM PDT 24 1022654187 ps
T1569 /workspace/coverage/cover_reg_top/34.xbar_same_source.1346884073 Mar 12 03:27:57 PM PDT 24 Mar 12 03:28:06 PM PDT 24 81156271 ps
T1570 /workspace/coverage/cover_reg_top/51.xbar_random.2527130964 Mar 12 03:30:03 PM PDT 24 Mar 12 03:30:24 PM PDT 24 220289282 ps
T1571 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_rand_reset.1512708265 Mar 12 03:30:25 PM PDT 24 Mar 12 03:30:47 PM PDT 24 26352809 ps
T1572 /workspace/coverage/cover_reg_top/84.xbar_error_random.971799336 Mar 12 03:34:17 PM PDT 24 Mar 12 03:34:25 PM PDT 24 63220279 ps
T1573 /workspace/coverage/cover_reg_top/44.xbar_random_large_delays.2497984406 Mar 12 03:29:13 PM PDT 24 Mar 12 03:37:13 PM PDT 24 45381462335 ps
T1574 /workspace/coverage/cover_reg_top/56.xbar_unmapped_addr.2994066947 Mar 12 03:30:42 PM PDT 24 Mar 12 03:31:15 PM PDT 24 727089295 ps
T1575 /workspace/coverage/cover_reg_top/16.xbar_unmapped_addr.2536706511 Mar 12 03:25:24 PM PDT 24 Mar 12 03:25:54 PM PDT 24 655492172 ps
T603 /workspace/coverage/cover_reg_top/99.xbar_stress_all_with_reset_error.2746129723 Mar 12 03:36:09 PM PDT 24 Mar 12 03:39:03 PM PDT 24 4522292092 ps
T1576 /workspace/coverage/cover_reg_top/59.xbar_random_slow_rsp.436781030 Mar 12 03:31:05 PM PDT 24 Mar 12 03:47:41 PM PDT 24 53216378912 ps
T1577 /workspace/coverage/cover_reg_top/71.xbar_error_random.1895510133 Mar 12 03:32:36 PM PDT 24 Mar 12 03:32:52 PM PDT 24 170440112 ps
T1578 /workspace/coverage/cover_reg_top/90.xbar_smoke_large_delays.2169181457 Mar 12 03:34:59 PM PDT 24 Mar 12 03:35:57 PM PDT 24 5403035711 ps
T634 /workspace/coverage/cover_reg_top/3.chip_csr_rw.3308862902 Mar 12 03:24:56 PM PDT 24 Mar 12 03:35:48 PM PDT 24 6021344912 ps
T1579 /workspace/coverage/cover_reg_top/50.xbar_random.1673101243 Mar 12 03:30:00 PM PDT 24 Mar 12 03:30:13 PM PDT 24 292318470 ps
T1580 /workspace/coverage/cover_reg_top/50.xbar_stress_all.869208390 Mar 12 03:29:56 PM PDT 24 Mar 12 03:33:59 PM PDT 24 2607085162 ps
T1581 /workspace/coverage/cover_reg_top/26.xbar_access_same_device.2468307049 Mar 12 03:26:54 PM PDT 24 Mar 12 03:28:16 PM PDT 24 1828595008 ps
T1582 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_rand_reset.2366931565 Mar 12 03:33:33 PM PDT 24 Mar 12 03:35:31 PM PDT 24 1005759074 ps
T1583 /workspace/coverage/cover_reg_top/54.xbar_access_same_device_slow_rsp.3544163467 Mar 12 03:30:28 PM PDT 24 Mar 12 03:38:39 PM PDT 24 29914755390 ps
T1584 /workspace/coverage/cover_reg_top/66.xbar_random.3619799052 Mar 12 03:31:45 PM PDT 24 Mar 12 03:33:11 PM PDT 24 2246350238 ps
T1585 /workspace/coverage/cover_reg_top/6.xbar_error_random.2991502797 Mar 12 03:25:01 PM PDT 24 Mar 12 03:25:30 PM PDT 24 820565249 ps
T1586 /workspace/coverage/cover_reg_top/98.xbar_smoke_slow_rsp.3521297811 Mar 12 03:35:55 PM PDT 24 Mar 12 03:37:03 PM PDT 24 3997950371 ps
T1587 /workspace/coverage/cover_reg_top/37.xbar_stress_all_with_rand_reset.2027556981 Mar 12 03:28:18 PM PDT 24 Mar 12 03:28:38 PM PDT 24 40428350 ps
T1588 /workspace/coverage/cover_reg_top/93.xbar_smoke_zero_delays.2179602420 Mar 12 03:35:19 PM PDT 24 Mar 12 03:35:26 PM PDT 24 52388628 ps
T1589 /workspace/coverage/cover_reg_top/81.xbar_smoke_slow_rsp.335008781 Mar 12 03:33:54 PM PDT 24 Mar 12 03:35:08 PM PDT 24 4322125998 ps
T1590 /workspace/coverage/cover_reg_top/83.xbar_random_large_delays.372206209 Mar 12 03:34:20 PM PDT 24 Mar 12 03:37:08 PM PDT 24 16403010297 ps
T1591 /workspace/coverage/cover_reg_top/58.xbar_stress_all_with_error.3670404880 Mar 12 03:30:59 PM PDT 24 Mar 12 03:35:27 PM PDT 24 3707388650 ps
T1592 /workspace/coverage/cover_reg_top/17.xbar_smoke_large_delays.486039352 Mar 12 03:25:40 PM PDT 24 Mar 12 03:27:18 PM PDT 24 8935289557 ps
T432 /workspace/coverage/cover_reg_top/82.xbar_stress_all_with_rand_reset.787908310 Mar 12 03:34:18 PM PDT 24 Mar 12 03:41:15 PM PDT 24 8539745096 ps
T1593 /workspace/coverage/cover_reg_top/17.xbar_access_same_device_slow_rsp.1170965208 Mar 12 03:25:41 PM PDT 24 Mar 12 03:57:33 PM PDT 24 108885303989 ps
T1594 /workspace/coverage/cover_reg_top/23.xbar_smoke_slow_rsp.3763873083 Mar 12 03:26:32 PM PDT 24 Mar 12 03:27:17 PM PDT 24 2497965392 ps
T1595 /workspace/coverage/cover_reg_top/47.xbar_random_slow_rsp.1528729695 Mar 12 03:29:27 PM PDT 24 Mar 12 03:47:19 PM PDT 24 57992806921 ps
T1596 /workspace/coverage/cover_reg_top/91.xbar_error_and_unmapped_addr.3264677785 Mar 12 03:35:04 PM PDT 24 Mar 12 03:35:27 PM PDT 24 180726205 ps
T1597 /workspace/coverage/cover_reg_top/85.xbar_smoke.1124959644 Mar 12 03:34:16 PM PDT 24 Mar 12 03:34:25 PM PDT 24 187399340 ps
T834 /workspace/coverage/cover_reg_top/62.xbar_stress_all_with_reset_error.2363464006 Mar 12 03:31:35 PM PDT 24 Mar 12 03:39:47 PM PDT 24 3842089091 ps
T1598 /workspace/coverage/cover_reg_top/88.xbar_access_same_device_slow_rsp.1929296952 Mar 12 03:34:46 PM PDT 24 Mar 12 03:58:00 PM PDT 24 74581201097 ps
T573 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_error.1628941157 Mar 12 03:32:51 PM PDT 24 Mar 12 03:37:34 PM PDT 24 9103223917 ps
T1599 /workspace/coverage/cover_reg_top/2.xbar_random_zero_delays.4128026498 Mar 12 03:24:58 PM PDT 24 Mar 12 03:25:34 PM PDT 24 455679379 ps
T581 /workspace/coverage/cover_reg_top/79.xbar_access_same_device_slow_rsp.1714137595 Mar 12 03:33:39 PM PDT 24 Mar 12 03:56:17 PM PDT 24 70693300912 ps
T1600 /workspace/coverage/cover_reg_top/39.xbar_error_and_unmapped_addr.1832925749 Mar 12 03:28:31 PM PDT 24 Mar 12 03:29:18 PM PDT 24 1129114586 ps
T1601 /workspace/coverage/cover_reg_top/62.xbar_smoke.898782053 Mar 12 03:31:27 PM PDT 24 Mar 12 03:31:36 PM PDT 24 188628980 ps
T161 /workspace/coverage/cover_reg_top/4.chip_csr_hw_reset.3230611047 Mar 12 03:24:56 PM PDT 24 Mar 12 03:29:22 PM PDT 24 5170287640 ps
T1602 /workspace/coverage/cover_reg_top/82.xbar_unmapped_addr.4121153307 Mar 12 03:33:55 PM PDT 24 Mar 12 03:34:04 PM PDT 24 63062140 ps
T1603 /workspace/coverage/cover_reg_top/15.xbar_access_same_device.3487654151 Mar 12 03:25:32 PM PDT 24 Mar 12 03:25:58 PM PDT 24 569807976 ps
T635 /workspace/coverage/cover_reg_top/18.chip_csr_rw.3382169674 Mar 12 03:25:39 PM PDT 24 Mar 12 03:35:11 PM PDT 24 6062817620 ps
T1604 /workspace/coverage/cover_reg_top/99.xbar_access_same_device_slow_rsp.1284813455 Mar 12 03:36:19 PM PDT 24 Mar 12 03:50:41 PM PDT 24 46529616572 ps
T1605 /workspace/coverage/cover_reg_top/1.xbar_access_same_device_slow_rsp.2886571641 Mar 12 03:24:51 PM PDT 24 Mar 12 03:43:14 PM PDT 24 64083497024 ps
T627 /workspace/coverage/cover_reg_top/47.xbar_random.2263903780 Mar 12 03:29:26 PM PDT 24 Mar 12 03:30:39 PM PDT 24 1980838889 ps
T1606 /workspace/coverage/cover_reg_top/70.xbar_error_random.1366186497 Mar 12 03:32:33 PM PDT 24 Mar 12 03:33:03 PM PDT 24 800101219 ps
T1607 /workspace/coverage/cover_reg_top/90.xbar_smoke_zero_delays.3280779784 Mar 12 03:35:03 PM PDT 24 Mar 12 03:35:10 PM PDT 24 39223314 ps
T1608 /workspace/coverage/cover_reg_top/3.xbar_stress_all_with_error.171126390 Mar 12 03:24:48 PM PDT 24 Mar 12 03:26:08 PM PDT 24 2658325568 ps
T1609 /workspace/coverage/cover_reg_top/91.xbar_access_same_device.474762241 Mar 12 03:35:08 PM PDT 24 Mar 12 03:35:32 PM PDT 24 485225712 ps
T1610 /workspace/coverage/cover_reg_top/13.xbar_smoke_large_delays.3644547128 Mar 12 03:25:13 PM PDT 24 Mar 12 03:26:33 PM PDT 24 6988422848 ps
T1611 /workspace/coverage/cover_reg_top/79.xbar_smoke.2789154841 Mar 12 03:33:31 PM PDT 24 Mar 12 03:33:38 PM PDT 24 49582658 ps
T1612 /workspace/coverage/cover_reg_top/60.xbar_smoke_large_delays.3334909904 Mar 12 03:31:19 PM PDT 24 Mar 12 03:32:17 PM PDT 24 5724646908 ps
T1613 /workspace/coverage/cover_reg_top/2.chip_prim_tl_access.454401764 Mar 12 03:25:02 PM PDT 24 Mar 12 03:31:27 PM PDT 24 11816611400 ps
T1614 /workspace/coverage/cover_reg_top/52.xbar_random_zero_delays.80565396 Mar 12 03:30:13 PM PDT 24 Mar 12 03:30:25 PM PDT 24 82749450 ps
T1615 /workspace/coverage/cover_reg_top/38.xbar_stress_all.2591056829 Mar 12 03:28:26 PM PDT 24 Mar 12 03:30:50 PM PDT 24 4385255475 ps
T522 /workspace/coverage/cover_reg_top/95.xbar_access_same_device_slow_rsp.3442513884 Mar 12 03:35:34 PM PDT 24 Mar 12 04:07:28 PM PDT 24 95984720136 ps
T1616 /workspace/coverage/cover_reg_top/66.xbar_random_zero_delays.3493427601 Mar 12 03:31:52 PM PDT 24 Mar 12 03:32:29 PM PDT 24 428733013 ps
T1617 /workspace/coverage/cover_reg_top/23.xbar_smoke_zero_delays.2484671326 Mar 12 03:26:54 PM PDT 24 Mar 12 03:27:01 PM PDT 24 51772541 ps
T1618 /workspace/coverage/cover_reg_top/25.xbar_access_same_device_slow_rsp.2952072185 Mar 12 03:26:48 PM PDT 24 Mar 12 03:57:04 PM PDT 24 95197482378 ps
T1619 /workspace/coverage/cover_reg_top/38.xbar_stress_all_with_error.1464449731 Mar 12 03:28:22 PM PDT 24 Mar 12 03:30:53 PM PDT 24 2169179697 ps
T1620 /workspace/coverage/cover_reg_top/92.xbar_random_zero_delays.3363843255 Mar 12 03:35:10 PM PDT 24 Mar 12 03:35:39 PM PDT 24 280558927 ps
T1621 /workspace/coverage/cover_reg_top/52.xbar_stress_all_with_reset_error.3228662825 Mar 12 03:30:20 PM PDT 24 Mar 12 03:39:11 PM PDT 24 10224041809 ps
T1622 /workspace/coverage/cover_reg_top/17.xbar_random_large_delays.1597123816 Mar 12 03:25:30 PM PDT 24 Mar 12 03:31:32 PM PDT 24 32069358691 ps
T433 /workspace/coverage/cover_reg_top/65.xbar_stress_all.1504378401 Mar 12 03:31:49 PM PDT 24 Mar 12 03:40:15 PM PDT 24 13207512633 ps
T1623 /workspace/coverage/cover_reg_top/96.xbar_smoke_slow_rsp.2570460298 Mar 12 03:35:41 PM PDT 24 Mar 12 03:37:19 PM PDT 24 5253599492 ps
T1624 /workspace/coverage/cover_reg_top/4.xbar_same_source.1676460927 Mar 12 03:24:55 PM PDT 24 Mar 12 03:25:04 PM PDT 24 200608310 ps
T1625 /workspace/coverage/cover_reg_top/12.xbar_stress_all_with_error.2870028588 Mar 12 03:25:24 PM PDT 24 Mar 12 03:30:28 PM PDT 24 8704396059 ps
T1626 /workspace/coverage/cover_reg_top/40.xbar_error_and_unmapped_addr.2348714473 Mar 12 03:28:43 PM PDT 24 Mar 12 03:28:52 PM PDT 24 127905710 ps
T1627 /workspace/coverage/cover_reg_top/4.xbar_smoke.1995884954 Mar 12 03:24:59 PM PDT 24 Mar 12 03:25:05 PM PDT 24 39035431 ps
T1628 /workspace/coverage/cover_reg_top/20.xbar_smoke.622858871 Mar 12 03:25:59 PM PDT 24 Mar 12 03:26:07 PM PDT 24 213314622 ps
T1629 /workspace/coverage/cover_reg_top/38.xbar_error_random.4015494334 Mar 12 03:28:24 PM PDT 24 Mar 12 03:28:42 PM PDT 24 385159902 ps
T1630 /workspace/coverage/cover_reg_top/33.xbar_random_slow_rsp.2722413797 Mar 12 03:27:54 PM PDT 24 Mar 12 03:46:11 PM PDT 24 58374680134 ps
T1631 /workspace/coverage/cover_reg_top/40.xbar_smoke.3945137667 Mar 12 03:28:36 PM PDT 24 Mar 12 03:28:47 PM PDT 24 281040142 ps
T1632 /workspace/coverage/cover_reg_top/36.xbar_smoke.1943445332 Mar 12 03:28:01 PM PDT 24 Mar 12 03:28:10 PM PDT 24 188280025 ps
T1633 /workspace/coverage/cover_reg_top/81.xbar_stress_all_with_reset_error.3865039956 Mar 12 03:33:56 PM PDT 24 Mar 12 03:37:03 PM PDT 24 642898277 ps
T1634 /workspace/coverage/cover_reg_top/92.xbar_access_same_device.265197779 Mar 12 03:35:12 PM PDT 24 Mar 12 03:36:17 PM PDT 24 1432151040 ps
T1635 /workspace/coverage/cover_reg_top/19.xbar_unmapped_addr.3503162323 Mar 12 03:25:44 PM PDT 24 Mar 12 03:26:21 PM PDT 24 905417470 ps
T1636 /workspace/coverage/cover_reg_top/62.xbar_smoke_large_delays.3861519281 Mar 12 03:31:24 PM PDT 24 Mar 12 03:32:16 PM PDT 24 4840275656 ps
T1637 /workspace/coverage/cover_reg_top/89.xbar_access_same_device.2401676144 Mar 12 03:34:49 PM PDT 24 Mar 12 03:36:17 PM PDT 24 1244633762 ps
T1638 /workspace/coverage/cover_reg_top/15.xbar_random_large_delays.2157800006 Mar 12 03:25:22 PM PDT 24 Mar 12 03:39:25 PM PDT 24 79091490609 ps
T1639 /workspace/coverage/cover_reg_top/22.xbar_smoke_zero_delays.2291870743 Mar 12 03:26:22 PM PDT 24 Mar 12 03:26:29 PM PDT 24 49258412 ps
T1640 /workspace/coverage/cover_reg_top/25.xbar_error_random.619179104 Mar 12 03:26:50 PM PDT 24 Mar 12 03:27:27 PM PDT 24 955812334 ps
T620 /workspace/coverage/cover_reg_top/37.xbar_stress_all.126470474 Mar 12 03:28:15 PM PDT 24 Mar 12 03:36:57 PM PDT 24 13367585366 ps
T1641 /workspace/coverage/cover_reg_top/0.xbar_smoke_slow_rsp.2053407947 Mar 12 03:24:42 PM PDT 24 Mar 12 03:25:35 PM PDT 24 2890032006 ps
T523 /workspace/coverage/cover_reg_top/48.xbar_stress_all.1102879981 Mar 12 03:29:41 PM PDT 24 Mar 12 03:33:40 PM PDT 24 2950143402 ps
T1642 /workspace/coverage/cover_reg_top/93.xbar_stress_all.830292026 Mar 12 03:35:20 PM PDT 24 Mar 12 03:40:59 PM PDT 24 8856959636 ps
T1643 /workspace/coverage/cover_reg_top/20.xbar_unmapped_addr.2166284631 Mar 12 03:26:08 PM PDT 24 Mar 12 03:26:34 PM PDT 24 197111967 ps
T1644 /workspace/coverage/cover_reg_top/28.xbar_smoke.2710841360 Mar 12 03:27:03 PM PDT 24 Mar 12 03:27:13 PM PDT 24 205272797 ps
T1645 /workspace/coverage/cover_reg_top/76.xbar_same_source.4282514183 Mar 12 03:33:09 PM PDT 24 Mar 12 03:33:35 PM PDT 24 319444219 ps
T545 /workspace/coverage/cover_reg_top/35.xbar_stress_all.1988995815 Mar 12 03:28:08 PM PDT 24 Mar 12 03:30:45 PM PDT 24 4381493784 ps
T1646 /workspace/coverage/cover_reg_top/36.xbar_stress_all_with_error.2189673661 Mar 12 03:28:14 PM PDT 24 Mar 12 03:31:06 PM PDT 24 4854167719 ps
T852 /workspace/coverage/cover_reg_top/43.xbar_stress_all_with_rand_reset.3865580898 Mar 12 03:29:04 PM PDT 24 Mar 12 03:32:03 PM PDT 24 1633459776 ps
T610 /workspace/coverage/cover_reg_top/0.chip_tl_errors.3572499571 Mar 12 03:24:36 PM PDT 24 Mar 12 03:30:36 PM PDT 24 4274236537 ps
T534 /workspace/coverage/cover_reg_top/27.chip_tl_errors.324704866 Mar 12 03:26:56 PM PDT 24 Mar 12 03:29:45 PM PDT 24 3248264219 ps
T1647 /workspace/coverage/cover_reg_top/9.xbar_smoke_large_delays.2316590753 Mar 12 03:25:13 PM PDT 24 Mar 12 03:26:01 PM PDT 24 4898731667 ps
T1648 /workspace/coverage/cover_reg_top/72.xbar_random_zero_delays.3468910520 Mar 12 03:32:40 PM PDT 24 Mar 12 03:32:49 PM PDT 24 59583193 ps
T1649 /workspace/coverage/cover_reg_top/94.xbar_random_large_delays.3528743970 Mar 12 03:35:39 PM PDT 24 Mar 12 03:42:18 PM PDT 24 35075049424 ps
T1650 /workspace/coverage/cover_reg_top/51.xbar_access_same_device_slow_rsp.634209501 Mar 12 03:30:02 PM PDT 24 Mar 12 03:33:54 PM PDT 24 13381808923 ps
T1651 /workspace/coverage/cover_reg_top/7.xbar_stress_all_with_error.2710156998 Mar 12 03:25:08 PM PDT 24 Mar 12 03:29:53 PM PDT 24 4155019955 ps
T1652 /workspace/coverage/cover_reg_top/77.xbar_smoke_large_delays.3933880345 Mar 12 03:33:21 PM PDT 24 Mar 12 03:35:03 PM PDT 24 9221869183 ps
T1653 /workspace/coverage/cover_reg_top/54.xbar_smoke_large_delays.918148122 Mar 12 03:30:28 PM PDT 24 Mar 12 03:32:03 PM PDT 24 9097471965 ps
T1654 /workspace/coverage/cover_reg_top/81.xbar_random.3077002924 Mar 12 03:33:48 PM PDT 24 Mar 12 03:34:33 PM PDT 24 572444025 ps
T1655 /workspace/coverage/cover_reg_top/72.xbar_smoke.4034630219 Mar 12 03:32:38 PM PDT 24 Mar 12 03:32:44 PM PDT 24 37753528 ps
T1656 /workspace/coverage/cover_reg_top/14.xbar_error_random.2548815092 Mar 12 03:25:23 PM PDT 24 Mar 12 03:26:02 PM PDT 24 1204202555 ps
T1657 /workspace/coverage/cover_reg_top/54.xbar_random_zero_delays.2971759883 Mar 12 03:30:27 PM PDT 24 Mar 12 03:30:36 PM PDT 24 56800814 ps
T1658 /workspace/coverage/cover_reg_top/0.chip_csr_aliasing.1626964143 Mar 12 03:24:40 PM PDT 24 Mar 12 06:15:55 PM PDT 24 56161465596 ps
T554 /workspace/coverage/cover_reg_top/11.xbar_access_same_device_slow_rsp.720014336 Mar 12 03:25:25 PM PDT 24 Mar 12 04:03:52 PM PDT 24 117121814730 ps
T1659 /workspace/coverage/cover_reg_top/11.xbar_random_zero_delays.3903726912 Mar 12 03:25:24 PM PDT 24 Mar 12 03:25:40 PM PDT 24 163553636 ps
T1660 /workspace/coverage/cover_reg_top/73.xbar_same_source.3317076817 Mar 12 03:32:52 PM PDT 24 Mar 12 03:33:24 PM PDT 24 477116126 ps
T1661 /workspace/coverage/cover_reg_top/58.xbar_smoke_slow_rsp.408009483 Mar 12 03:30:56 PM PDT 24 Mar 12 03:32:40 PM PDT 24 6100267227 ps
T1662 /workspace/coverage/cover_reg_top/32.xbar_smoke.3540212081 Mar 12 03:27:50 PM PDT 24 Mar 12 03:28:00 PM PDT 24 232999987 ps
T1663 /workspace/coverage/cover_reg_top/75.xbar_smoke_large_delays.999745924 Mar 12 03:33:07 PM PDT 24 Mar 12 03:34:07 PM PDT 24 5488700127 ps
T1664 /workspace/coverage/cover_reg_top/22.xbar_smoke_slow_rsp.2438408310 Mar 12 03:26:23 PM PDT 24 Mar 12 03:27:33 PM PDT 24 4150978731 ps
T1665 /workspace/coverage/cover_reg_top/87.xbar_smoke_slow_rsp.1700843516 Mar 12 03:34:41 PM PDT 24 Mar 12 03:35:54 PM PDT 24 4484787410 ps
T1666 /workspace/coverage/cover_reg_top/63.xbar_access_same_device.436352868 Mar 12 03:31:35 PM PDT 24 Mar 12 03:32:19 PM PDT 24 582865518 ps
T1667 /workspace/coverage/cover_reg_top/28.xbar_stress_all_with_error.1230235433 Mar 12 03:27:17 PM PDT 24 Mar 12 03:31:52 PM PDT 24 7379246221 ps
T1668 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_error.3136649405 Mar 12 03:30:36 PM PDT 24 Mar 12 03:31:06 PM PDT 24 332517310 ps
T1669 /workspace/coverage/cover_reg_top/93.xbar_same_source.3619362184 Mar 12 03:35:19 PM PDT 24 Mar 12 03:35:30 PM PDT 24 104874021 ps
T1670 /workspace/coverage/cover_reg_top/68.xbar_smoke_zero_delays.1906151078 Mar 12 03:32:07 PM PDT 24 Mar 12 03:32:14 PM PDT 24 55014083 ps
T1671 /workspace/coverage/cover_reg_top/54.xbar_stress_all.4138527276 Mar 12 03:30:29 PM PDT 24 Mar 12 03:32:24 PM PDT 24 2777096943 ps
T1672 /workspace/coverage/cover_reg_top/91.xbar_access_same_device_slow_rsp.4018424958 Mar 12 03:35:04 PM PDT 24 Mar 12 03:47:09 PM PDT 24 39493584601 ps
T1673 /workspace/coverage/cover_reg_top/37.xbar_unmapped_addr.320317035 Mar 12 03:28:21 PM PDT 24 Mar 12 03:29:15 PM PDT 24 1253710326 ps
T1674 /workspace/coverage/cover_reg_top/63.xbar_error_random.167606434 Mar 12 03:31:30 PM PDT 24 Mar 12 03:32:33 PM PDT 24 1962058196 ps
T1675 /workspace/coverage/cover_reg_top/23.xbar_random.1899508329 Mar 12 03:26:34 PM PDT 24 Mar 12 03:26:42 PM PDT 24 98952693 ps
T1676 /workspace/coverage/cover_reg_top/99.xbar_random_slow_rsp.908448560 Mar 12 03:36:10 PM PDT 24 Mar 12 03:55:15 PM PDT 24 56471537902 ps
T825 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_rand_reset.1553550936 Mar 12 03:29:17 PM PDT 24 Mar 12 03:37:31 PM PDT 24 7048531413 ps
T1677 /workspace/coverage/cover_reg_top/67.xbar_smoke_slow_rsp.2848721123 Mar 12 03:31:58 PM PDT 24 Mar 12 03:33:18 PM PDT 24 4844869804 ps
T1678 /workspace/coverage/cover_reg_top/69.xbar_same_source.111281420 Mar 12 03:32:23 PM PDT 24 Mar 12 03:32:53 PM PDT 24 420363001 ps
T1679 /workspace/coverage/cover_reg_top/68.xbar_unmapped_addr.3432460508 Mar 12 03:32:10 PM PDT 24 Mar 12 03:32:41 PM PDT 24 668570917 ps
T1680 /workspace/coverage/cover_reg_top/37.xbar_smoke.3019059872 Mar 12 03:28:12 PM PDT 24 Mar 12 03:28:21 PM PDT 24 219450831 ps
T1681 /workspace/coverage/cover_reg_top/7.xbar_unmapped_addr.3621492349 Mar 12 03:25:14 PM PDT 24 Mar 12 03:25:57 PM PDT 24 914595153 ps
T1682 /workspace/coverage/cover_reg_top/0.xbar_smoke.3163446365 Mar 12 03:24:48 PM PDT 24 Mar 12 03:24:54 PM PDT 24 50075628 ps
T1683 /workspace/coverage/cover_reg_top/26.xbar_access_same_device_slow_rsp.101147404 Mar 12 03:26:58 PM PDT 24 Mar 12 03:53:57 PM PDT 24 91922438563 ps
T1684 /workspace/coverage/cover_reg_top/34.xbar_access_same_device_slow_rsp.3344755241 Mar 12 03:28:00 PM PDT 24 Mar 12 04:20:14 PM PDT 24 183629266510 ps
T1685 /workspace/coverage/cover_reg_top/86.xbar_stress_all_with_error.316332284 Mar 12 03:34:32 PM PDT 24 Mar 12 03:40:10 PM PDT 24 4503414068 ps
T1686 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_reset_error.2965479145 Mar 12 03:24:53 PM PDT 24 Mar 12 03:25:01 PM PDT 24 8904344 ps
T1687 /workspace/coverage/cover_reg_top/89.xbar_random.143171800 Mar 12 03:34:52 PM PDT 24 Mar 12 03:35:00 PM PDT 24 61558263 ps
T1688 /workspace/coverage/cover_reg_top/77.xbar_same_source.2881011160 Mar 12 03:33:34 PM PDT 24 Mar 12 03:34:25 PM PDT 24 1722300007 ps
T1689 /workspace/coverage/cover_reg_top/27.xbar_error_random.2606027278 Mar 12 03:27:04 PM PDT 24 Mar 12 03:27:30 PM PDT 24 720360288 ps
T1690 /workspace/coverage/cover_reg_top/12.xbar_stress_all.1706422983 Mar 12 03:25:22 PM PDT 24 Mar 12 03:25:38 PM PDT 24 377080225 ps
T1691 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_error.3102168934 Mar 12 03:34:44 PM PDT 24 Mar 12 03:41:17 PM PDT 24 12689532754 ps
T1692 /workspace/coverage/cover_reg_top/43.xbar_random_zero_delays.1213678217 Mar 12 03:29:06 PM PDT 24 Mar 12 03:29:24 PM PDT 24 168032772 ps
T1693 /workspace/coverage/cover_reg_top/61.xbar_smoke_large_delays.4047895496 Mar 12 03:31:20 PM PDT 24 Mar 12 03:32:56 PM PDT 24 9696400555 ps
T1694 /workspace/coverage/cover_reg_top/8.xbar_stress_all.3079054856 Mar 12 03:25:08 PM PDT 24 Mar 12 03:28:50 PM PDT 24 7759296220 ps
T1695 /workspace/coverage/cover_reg_top/11.xbar_smoke_slow_rsp.583233288 Mar 12 03:25:24 PM PDT 24 Mar 12 03:26:37 PM PDT 24 4107452867 ps
T1696 /workspace/coverage/cover_reg_top/15.xbar_smoke_large_delays.3274239804 Mar 12 03:25:25 PM PDT 24 Mar 12 03:26:56 PM PDT 24 8661092548 ps
T1697 /workspace/coverage/cover_reg_top/96.xbar_access_same_device.458735914 Mar 12 03:35:44 PM PDT 24 Mar 12 03:36:46 PM PDT 24 754276314 ps
T1698 /workspace/coverage/cover_reg_top/61.xbar_random_slow_rsp.4036703984 Mar 12 03:31:16 PM PDT 24 Mar 12 03:35:19 PM PDT 24 13335600223 ps
T1699 /workspace/coverage/cover_reg_top/72.xbar_error_and_unmapped_addr.2246810657 Mar 12 03:32:45 PM PDT 24 Mar 12 03:32:52 PM PDT 24 81496349 ps
T410 /workspace/coverage/cover_reg_top/9.chip_same_csr_outstanding.1854282854 Mar 12 03:25:17 PM PDT 24 Mar 12 04:00:19 PM PDT 24 16291438446 ps
T846 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_rand_reset.4067342511 Mar 12 03:33:46 PM PDT 24 Mar 12 03:38:13 PM PDT 24 627830623 ps
T1700 /workspace/coverage/cover_reg_top/68.xbar_random_slow_rsp.1376761935 Mar 12 03:32:06 PM PDT 24 Mar 12 03:50:36 PM PDT 24 58192524586 ps
T1701 /workspace/coverage/cover_reg_top/63.xbar_unmapped_addr.3782431216 Mar 12 03:31:34 PM PDT 24 Mar 12 03:31:55 PM PDT 24 205227125 ps
T1702 /workspace/coverage/cover_reg_top/2.xbar_random_slow_rsp.2235189146 Mar 12 03:24:45 PM PDT 24 Mar 12 03:27:44 PM PDT 24 10602165671 ps
T1703 /workspace/coverage/cover_reg_top/76.xbar_smoke_large_delays.583981382 Mar 12 03:33:13 PM PDT 24 Mar 12 03:35:08 PM PDT 24 10192911020 ps
T1704 /workspace/coverage/cover_reg_top/73.xbar_smoke_zero_delays.2858323459 Mar 12 03:32:47 PM PDT 24 Mar 12 03:32:53 PM PDT 24 41612986 ps
T1705 /workspace/coverage/cover_reg_top/36.xbar_unmapped_addr.2558157787 Mar 12 03:28:01 PM PDT 24 Mar 12 03:28:35 PM PDT 24 258636974 ps
T1706 /workspace/coverage/cover_reg_top/21.xbar_smoke.3265696650 Mar 12 03:26:14 PM PDT 24 Mar 12 03:26:21 PM PDT 24 48886423 ps
T535 /workspace/coverage/cover_reg_top/7.chip_tl_errors.3810180101 Mar 12 03:25:13 PM PDT 24 Mar 12 03:31:59 PM PDT 24 4765785824 ps
T1707 /workspace/coverage/cover_reg_top/94.xbar_error_random.2806234945 Mar 12 03:35:26 PM PDT 24 Mar 12 03:36:13 PM PDT 24 1426297176 ps
T1708 /workspace/coverage/cover_reg_top/98.xbar_stress_all_with_error.1812517478 Mar 12 03:36:04 PM PDT 24 Mar 12 03:41:34 PM PDT 24 3926735520 ps
T1709 /workspace/coverage/cover_reg_top/73.xbar_smoke_slow_rsp.645717344 Mar 12 03:32:48 PM PDT 24 Mar 12 03:33:43 PM PDT 24 3269742868 ps
T1710 /workspace/coverage/cover_reg_top/14.xbar_error_and_unmapped_addr.3852871122 Mar 12 03:25:23 PM PDT 24 Mar 12 03:25:35 PM PDT 24 207609734 ps
T1711 /workspace/coverage/cover_reg_top/5.xbar_smoke_large_delays.543492907 Mar 12 03:25:03 PM PDT 24 Mar 12 03:26:30 PM PDT 24 8601520423 ps
T1712 /workspace/coverage/cover_reg_top/61.xbar_same_source.138283688 Mar 12 03:31:20 PM PDT 24 Mar 12 03:32:31 PM PDT 24 2367488757 ps
T1713 /workspace/coverage/cover_reg_top/64.xbar_random_large_delays.87391834 Mar 12 03:31:39 PM PDT 24 Mar 12 03:47:19 PM PDT 24 79578689861 ps
T1714 /workspace/coverage/cover_reg_top/56.xbar_random_large_delays.1875553612 Mar 12 03:30:42 PM PDT 24 Mar 12 03:35:47 PM PDT 24 27112021651 ps
T1715 /workspace/coverage/cover_reg_top/40.xbar_unmapped_addr.4152142976 Mar 12 03:28:42 PM PDT 24 Mar 12 03:29:01 PM PDT 24 153420251 ps
T1716 /workspace/coverage/cover_reg_top/0.xbar_access_same_device_slow_rsp.1100333010 Mar 12 03:24:38 PM PDT 24 Mar 12 03:34:43 PM PDT 24 33436189045 ps
T1717 /workspace/coverage/cover_reg_top/93.xbar_smoke.2236935966 Mar 12 03:35:20 PM PDT 24 Mar 12 03:35:30 PM PDT 24 255044394 ps
T1718 /workspace/coverage/cover_reg_top/58.xbar_random.2182217313 Mar 12 03:31:10 PM PDT 24 Mar 12 03:31:41 PM PDT 24 783657533 ps
T1719 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_error.2667863309 Mar 12 03:26:36 PM PDT 24 Mar 12 03:28:53 PM PDT 24 3807921537 ps
T1720 /workspace/coverage/cover_reg_top/5.chip_csr_rw.3210085109 Mar 12 03:25:10 PM PDT 24 Mar 12 03:30:36 PM PDT 24 4086896690 ps
T1721 /workspace/coverage/cover_reg_top/74.xbar_access_same_device.3296708169 Mar 12 03:32:51 PM PDT 24 Mar 12 03:34:07 PM PDT 24 1034251492 ps
T1722 /workspace/coverage/cover_reg_top/59.xbar_smoke_zero_delays.2233027475 Mar 12 03:30:55 PM PDT 24 Mar 12 03:31:01 PM PDT 24 45987087 ps
T1723 /workspace/coverage/cover_reg_top/57.xbar_smoke_large_delays.3382604040 Mar 12 03:30:51 PM PDT 24 Mar 12 03:32:31 PM PDT 24 9696101350 ps
T671 /workspace/coverage/cover_reg_top/16.chip_tl_errors.1467586873 Mar 12 03:25:27 PM PDT 24 Mar 12 03:30:15 PM PDT 24 4007966718 ps
T1724 /workspace/coverage/cover_reg_top/10.xbar_random_large_delays.4046600926 Mar 12 03:25:17 PM PDT 24 Mar 12 03:28:45 PM PDT 24 20704240177 ps
T1725 /workspace/coverage/cover_reg_top/67.xbar_stress_all_with_error.83021484 Mar 12 03:32:06 PM PDT 24 Mar 12 03:33:30 PM PDT 24 2075021424 ps
T1726 /workspace/coverage/cover_reg_top/43.xbar_random_large_delays.4073678475 Mar 12 03:29:05 PM PDT 24 Mar 12 03:43:05 PM PDT 24 83822299760 ps
T1727 /workspace/coverage/cover_reg_top/99.xbar_smoke_slow_rsp.893514803 Mar 12 03:36:10 PM PDT 24 Mar 12 03:37:19 PM PDT 24 3709592556 ps
T1728 /workspace/coverage/cover_reg_top/34.xbar_smoke_large_delays.2160876688 Mar 12 03:27:54 PM PDT 24 Mar 12 03:29:35 PM PDT 24 9787153037 ps
T1729 /workspace/coverage/cover_reg_top/49.xbar_same_source.3193777697 Mar 12 03:29:50 PM PDT 24 Mar 12 03:30:01 PM PDT 24 99468091 ps
T1730 /workspace/coverage/cover_reg_top/38.xbar_error_and_unmapped_addr.395509301 Mar 12 03:28:25 PM PDT 24 Mar 12 03:28:46 PM PDT 24 157113622 ps
T1731 /workspace/coverage/cover_reg_top/23.xbar_access_same_device.1670470694 Mar 12 03:26:41 PM PDT 24 Mar 12 03:27:36 PM PDT 24 1425074491 ps
T1732 /workspace/coverage/cover_reg_top/19.xbar_random.4143762235 Mar 12 03:25:38 PM PDT 24 Mar 12 03:25:51 PM PDT 24 99875684 ps
T1733 /workspace/coverage/cover_reg_top/57.xbar_smoke_slow_rsp.2364690307 Mar 12 03:30:51 PM PDT 24 Mar 12 03:32:29 PM PDT 24 5566511795 ps
T1734 /workspace/coverage/cover_reg_top/81.xbar_error_and_unmapped_addr.3863173771 Mar 12 03:33:45 PM PDT 24 Mar 12 03:34:03 PM PDT 24 134019565 ps
T1735 /workspace/coverage/cover_reg_top/8.xbar_smoke_slow_rsp.179707003 Mar 12 03:25:15 PM PDT 24 Mar 12 03:26:35 PM PDT 24 4516620814 ps
T1736 /workspace/coverage/cover_reg_top/70.xbar_access_same_device_slow_rsp.3388358465 Mar 12 03:32:32 PM PDT 24 Mar 12 04:07:25 PM PDT 24 108092276568 ps
T1737 /workspace/coverage/cover_reg_top/84.xbar_access_same_device_slow_rsp.2282406562 Mar 12 03:34:16 PM PDT 24 Mar 12 04:05:49 PM PDT 24 111743988189 ps
T1738 /workspace/coverage/cover_reg_top/30.xbar_random_zero_delays.3030658826 Mar 12 03:27:19 PM PDT 24 Mar 12 03:28:12 PM PDT 24 645257118 ps
T1739 /workspace/coverage/cover_reg_top/97.xbar_smoke_slow_rsp.1053443266 Mar 12 03:35:52 PM PDT 24 Mar 12 03:37:01 PM PDT 24 3992928555 ps
T1740 /workspace/coverage/cover_reg_top/94.xbar_random.4024541089 Mar 12 03:35:39 PM PDT 24 Mar 12 03:36:34 PM PDT 24 1607421116 ps
T1741 /workspace/coverage/cover_reg_top/1.xbar_unmapped_addr.2502667004 Mar 12 03:24:51 PM PDT 24 Mar 12 03:25:08 PM PDT 24 351694448 ps
T1742 /workspace/coverage/cover_reg_top/28.xbar_smoke_slow_rsp.1299878124 Mar 12 03:27:05 PM PDT 24 Mar 12 03:28:05 PM PDT 24 3246200938 ps
T1743 /workspace/coverage/cover_reg_top/93.xbar_error_and_unmapped_addr.2606238642 Mar 12 03:35:29 PM PDT 24 Mar 12 03:35:39 PM PDT 24 179781430 ps
T1744 /workspace/coverage/cover_reg_top/90.xbar_stress_all_with_error.2530095164 Mar 12 03:35:05 PM PDT 24 Mar 12 03:38:15 PM PDT 24 4409482044 ps
T1745 /workspace/coverage/cover_reg_top/12.xbar_smoke_large_delays.3704969545 Mar 12 03:25:22 PM PDT 24 Mar 12 03:26:20 PM PDT 24 5455380830 ps
T1746 /workspace/coverage/cover_reg_top/60.xbar_unmapped_addr.3253428334 Mar 12 03:31:17 PM PDT 24 Mar 12 03:32:09 PM PDT 24 1355397496 ps
T1747 /workspace/coverage/cover_reg_top/28.xbar_access_same_device_slow_rsp.1299823946 Mar 12 03:27:12 PM PDT 24 Mar 12 03:56:18 PM PDT 24 92259983791 ps
T1748 /workspace/coverage/cover_reg_top/95.xbar_same_source.2064818538 Mar 12 03:35:39 PM PDT 24 Mar 12 03:36:10 PM PDT 24 1059515374 ps
T1749 /workspace/coverage/cover_reg_top/43.xbar_smoke_large_delays.192040189 Mar 12 03:29:03 PM PDT 24 Mar 12 03:30:23 PM PDT 24 7845767399 ps
T1750 /workspace/coverage/cover_reg_top/35.xbar_access_same_device.2272305463 Mar 12 03:28:05 PM PDT 24 Mar 12 03:28:16 PM PDT 24 238057654 ps
T1751 /workspace/coverage/cover_reg_top/28.xbar_unmapped_addr.1617223945 Mar 12 03:27:14 PM PDT 24 Mar 12 03:28:02 PM PDT 24 1096311314 ps
T1752 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_reset_error.1893645306 Mar 12 03:27:23 PM PDT 24 Mar 12 03:35:56 PM PDT 24 3943446024 ps
T1753 /workspace/coverage/cover_reg_top/74.xbar_error_random.830752711 Mar 12 03:32:53 PM PDT 24 Mar 12 03:33:00 PM PDT 24 34309855 ps
T1754 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_rand_reset.2017859260 Mar 12 03:30:02 PM PDT 24 Mar 12 03:40:44 PM PDT 24 8862682652 ps
T1755 /workspace/coverage/cover_reg_top/38.xbar_same_source.2799848192 Mar 12 03:28:26 PM PDT 24 Mar 12 03:28:50 PM PDT 24 672027073 ps
T830 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_reset_error.2769661008 Mar 12 03:24:44 PM PDT 24 Mar 12 03:32:05 PM PDT 24 9785255826 ps
T1756 /workspace/coverage/cover_reg_top/85.xbar_random_zero_delays.3493539967 Mar 12 03:34:16 PM PDT 24 Mar 12 03:34:52 PM PDT 24 424039103 ps
T1757 /workspace/coverage/cover_reg_top/24.xbar_unmapped_addr.1941821665 Mar 12 03:26:40 PM PDT 24 Mar 12 03:27:15 PM PDT 24 295852666 ps
T1758 /workspace/coverage/cover_reg_top/69.xbar_smoke_large_delays.1217627118 Mar 12 03:32:18 PM PDT 24 Mar 12 03:33:56 PM PDT 24 9681238126 ps
T1759 /workspace/coverage/cover_reg_top/33.xbar_smoke.464572094 Mar 12 03:27:39 PM PDT 24 Mar 12 03:27:50 PM PDT 24 250896036 ps
T1760 /workspace/coverage/cover_reg_top/22.xbar_same_source.1902528497 Mar 12 03:26:35 PM PDT 24 Mar 12 03:26:42 PM PDT 24 55947507 ps
T1761 /workspace/coverage/cover_reg_top/98.xbar_random_large_delays.3061077081 Mar 12 03:36:03 PM PDT 24 Mar 12 03:55:23 PM PDT 24 94452086272 ps
T1762 /workspace/coverage/cover_reg_top/33.xbar_random_large_delays.1149143033 Mar 12 03:27:50 PM PDT 24 Mar 12 03:48:28 PM PDT 24 112164908916 ps
T1763 /workspace/coverage/cover_reg_top/30.xbar_smoke_slow_rsp.442000823 Mar 12 03:27:23 PM PDT 24 Mar 12 03:28:41 PM PDT 24 4361408433 ps
T1764 /workspace/coverage/cover_reg_top/44.xbar_smoke_slow_rsp.3950357704 Mar 12 03:29:03 PM PDT 24 Mar 12 03:30:40 PM PDT 24 5339856481 ps
T1765 /workspace/coverage/cover_reg_top/98.xbar_same_source.2732062078 Mar 12 03:36:01 PM PDT 24 Mar 12 03:36:15 PM PDT 24 130688896 ps
T1766 /workspace/coverage/cover_reg_top/35.xbar_random.3472898250 Mar 12 03:27:59 PM PDT 24 Mar 12 03:29:15 PM PDT 24 1987452833 ps
T1767 /workspace/coverage/cover_reg_top/2.chip_csr_rw.2326205675 Mar 12 03:24:56 PM PDT 24 Mar 12 03:35:07 PM PDT 24 5301966525 ps
T1768 /workspace/coverage/cover_reg_top/14.xbar_same_source.328288826 Mar 12 03:25:25 PM PDT 24 Mar 12 03:26:04 PM PDT 24 541633565 ps
T670 /workspace/coverage/cover_reg_top/8.chip_tl_errors.2795377407 Mar 12 03:25:24 PM PDT 24 Mar 12 03:29:06 PM PDT 24 3455144536 ps
T1769 /workspace/coverage/cover_reg_top/7.xbar_stress_all_with_rand_reset.2257077229 Mar 12 03:25:03 PM PDT 24 Mar 12 03:35:29 PM PDT 24 14865827665 ps
T1770 /workspace/coverage/cover_reg_top/3.xbar_stress_all_with_reset_error.3061741395 Mar 12 03:24:59 PM PDT 24 Mar 12 03:25:22 PM PDT 24 73800131 ps
T1771 /workspace/coverage/cover_reg_top/37.xbar_random_slow_rsp.3999490785 Mar 12 03:28:07 PM PDT 24 Mar 12 03:31:21 PM PDT 24 11134219924 ps
T1772 /workspace/coverage/cover_reg_top/35.xbar_random_large_delays.3886685582 Mar 12 03:28:08 PM PDT 24 Mar 12 03:43:39 PM PDT 24 77585194694 ps
T1773 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_rand_reset.3774368781 Mar 12 03:29:49 PM PDT 24 Mar 12 03:41:22 PM PDT 24 12514777439 ps
T1774 /workspace/coverage/cover_reg_top/95.xbar_stress_all_with_error.2632386443 Mar 12 03:35:43 PM PDT 24 Mar 12 03:39:54 PM PDT 24 6876969354 ps
T1775 /workspace/coverage/cover_reg_top/2.xbar_random.1138605208 Mar 12 03:25:00 PM PDT 24 Mar 12 03:25:16 PM PDT 24 440602367 ps
T1776 /workspace/coverage/cover_reg_top/9.xbar_access_same_device_slow_rsp.3637799527 Mar 12 03:25:18 PM PDT 24 Mar 12 03:31:20 PM PDT 24 21285076968 ps
T1777 /workspace/coverage/cover_reg_top/95.xbar_access_same_device.933031378 Mar 12 03:35:34 PM PDT 24 Mar 12 03:35:44 PM PDT 24 96163290 ps
T669 /workspace/coverage/cover_reg_top/6.chip_tl_errors.4041042802 Mar 12 03:25:10 PM PDT 24 Mar 12 03:30:16 PM PDT 24 3783347336 ps
T1778 /workspace/coverage/cover_reg_top/98.xbar_stress_all_with_reset_error.2433087816 Mar 12 03:36:01 PM PDT 24 Mar 12 03:39:03 PM PDT 24 600963929 ps
T1779 /workspace/coverage/cover_reg_top/29.xbar_random_zero_delays.3723000210 Mar 12 03:27:12 PM PDT 24 Mar 12 03:27:35 PM PDT 24 246534592 ps
T1780 /workspace/coverage/cover_reg_top/77.xbar_random_large_delays.2471848999 Mar 12 03:33:26 PM PDT 24 Mar 12 03:38:20 PM PDT 24 26382850343 ps
T1781 /workspace/coverage/cover_reg_top/79.xbar_error_random.2566676239 Mar 12 03:33:38 PM PDT 24 Mar 12 03:33:52 PM PDT 24 134820255 ps
T1782 /workspace/coverage/cover_reg_top/2.chip_csr_aliasing.4293036653 Mar 12 03:24:55 PM PDT 24 Mar 12 05:01:25 PM PDT 24 31377417434 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%