Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.19 95.38 94.18 95.66 94.94 97.38 99.58


Total test records in report: 2838
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html

T1363 /workspace/coverage/cover_reg_top/88.xbar_unmapped_addr.3726284429 Mar 26 04:28:51 PM PDT 24 Mar 26 04:29:49 PM PDT 24 1172865871 ps
T1364 /workspace/coverage/cover_reg_top/90.xbar_error_and_unmapped_addr.1647839290 Mar 26 04:29:07 PM PDT 24 Mar 26 04:29:14 PM PDT 24 72945075 ps
T1365 /workspace/coverage/cover_reg_top/29.xbar_smoke_large_delays.3725419621 Mar 26 04:19:14 PM PDT 24 Mar 26 04:20:48 PM PDT 24 8282270016 ps
T481 /workspace/coverage/cover_reg_top/86.xbar_access_same_device.1099094156 Mar 26 04:28:23 PM PDT 24 Mar 26 04:29:40 PM PDT 24 2114973429 ps
T1366 /workspace/coverage/cover_reg_top/55.xbar_smoke_large_delays.93460025 Mar 26 04:23:47 PM PDT 24 Mar 26 04:25:02 PM PDT 24 6695593560 ps
T1367 /workspace/coverage/cover_reg_top/92.xbar_stress_all_with_error.1093125051 Mar 26 04:29:24 PM PDT 24 Mar 26 04:32:30 PM PDT 24 2536565607 ps
T436 /workspace/coverage/cover_reg_top/98.xbar_random.3486493081 Mar 26 04:30:10 PM PDT 24 Mar 26 04:30:37 PM PDT 24 280167276 ps
T640 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_reset_error.287663344 Mar 26 04:28:48 PM PDT 24 Mar 26 04:39:53 PM PDT 24 6557032713 ps
T1368 /workspace/coverage/cover_reg_top/47.xbar_stress_all.1462826660 Mar 26 04:22:33 PM PDT 24 Mar 26 04:23:24 PM PDT 24 587025714 ps
T1369 /workspace/coverage/cover_reg_top/0.xbar_random_slow_rsp.97762265 Mar 26 04:07:09 PM PDT 24 Mar 26 04:17:55 PM PDT 24 35278949212 ps
T1370 /workspace/coverage/cover_reg_top/91.xbar_access_same_device.3191150984 Mar 26 04:29:13 PM PDT 24 Mar 26 04:30:47 PM PDT 24 2248618507 ps
T1371 /workspace/coverage/cover_reg_top/2.xbar_smoke_slow_rsp.1830334827 Mar 26 04:09:18 PM PDT 24 Mar 26 04:11:11 PM PDT 24 5984283579 ps
T1372 /workspace/coverage/cover_reg_top/2.chip_rv_dm_lc_disabled.2243968401 Mar 26 04:08:56 PM PDT 24 Mar 26 04:14:43 PM PDT 24 6348669241 ps
T782 /workspace/coverage/cover_reg_top/9.xbar_access_same_device_slow_rsp.900130632 Mar 26 04:13:20 PM PDT 24 Mar 26 04:45:36 PM PDT 24 106463793343 ps
T1373 /workspace/coverage/cover_reg_top/0.xbar_error_and_unmapped_addr.3553515110 Mar 26 04:07:16 PM PDT 24 Mar 26 04:07:32 PM PDT 24 164509020 ps
T1374 /workspace/coverage/cover_reg_top/58.xbar_access_same_device.3179231385 Mar 26 04:24:12 PM PDT 24 Mar 26 04:25:27 PM PDT 24 1775269386 ps
T1375 /workspace/coverage/cover_reg_top/54.xbar_smoke_zero_delays.3962136579 Mar 26 04:23:31 PM PDT 24 Mar 26 04:23:37 PM PDT 24 47420091 ps
T1376 /workspace/coverage/cover_reg_top/41.xbar_stress_all_with_error.4099958179 Mar 26 04:21:29 PM PDT 24 Mar 26 04:23:19 PM PDT 24 2528006842 ps
T1377 /workspace/coverage/cover_reg_top/65.xbar_stress_all_with_reset_error.2682535784 Mar 26 04:25:17 PM PDT 24 Mar 26 04:26:16 PM PDT 24 346572063 ps
T1378 /workspace/coverage/cover_reg_top/78.xbar_smoke.1205579568 Mar 26 04:26:56 PM PDT 24 Mar 26 04:27:03 PM PDT 24 55397020 ps
T491 /workspace/coverage/cover_reg_top/41.xbar_random_large_delays.4086127135 Mar 26 04:21:29 PM PDT 24 Mar 26 04:36:39 PM PDT 24 83867310130 ps
T131 /workspace/coverage/cover_reg_top/4.chip_csr_hw_reset.2766687177 Mar 26 04:11:04 PM PDT 24 Mar 26 04:14:58 PM PDT 24 5256787250 ps
T1379 /workspace/coverage/cover_reg_top/78.xbar_smoke_zero_delays.3543532952 Mar 26 04:26:55 PM PDT 24 Mar 26 04:27:01 PM PDT 24 46819791 ps
T591 /workspace/coverage/cover_reg_top/45.xbar_random_large_delays.2248025650 Mar 26 04:22:08 PM PDT 24 Mar 26 04:37:42 PM PDT 24 92724118375 ps
T1380 /workspace/coverage/cover_reg_top/47.xbar_random_large_delays.3444629019 Mar 26 04:22:33 PM PDT 24 Mar 26 04:32:03 PM PDT 24 54968989411 ps
T1381 /workspace/coverage/cover_reg_top/63.xbar_error_and_unmapped_addr.3953716830 Mar 26 04:24:50 PM PDT 24 Mar 26 04:25:30 PM PDT 24 856132402 ps
T484 /workspace/coverage/cover_reg_top/55.xbar_stress_all.944091512 Mar 26 04:23:43 PM PDT 24 Mar 26 04:30:06 PM PDT 24 8702632404 ps
T786 /workspace/coverage/cover_reg_top/76.xbar_access_same_device_slow_rsp.3804166293 Mar 26 04:26:57 PM PDT 24 Mar 26 04:58:40 PM PDT 24 115564902866 ps
T1382 /workspace/coverage/cover_reg_top/15.xbar_smoke_large_delays.2920076672 Mar 26 04:15:26 PM PDT 24 Mar 26 04:17:03 PM PDT 24 8399318267 ps
T1383 /workspace/coverage/cover_reg_top/61.xbar_smoke_large_delays.2684373228 Mar 26 04:24:34 PM PDT 24 Mar 26 04:26:01 PM PDT 24 7236821189 ps
T787 /workspace/coverage/cover_reg_top/8.xbar_access_same_device.1167096819 Mar 26 04:12:55 PM PDT 24 Mar 26 04:13:44 PM PDT 24 1293115795 ps
T764 /workspace/coverage/cover_reg_top/56.xbar_access_same_device_slow_rsp.3315222313 Mar 26 04:23:54 PM PDT 24 Mar 26 05:02:41 PM PDT 24 139903424722 ps
T428 /workspace/coverage/cover_reg_top/40.xbar_access_same_device_slow_rsp.2249854519 Mar 26 04:21:19 PM PDT 24 Mar 26 05:11:51 PM PDT 24 173224930793 ps
T467 /workspace/coverage/cover_reg_top/76.xbar_random_slow_rsp.95574991 Mar 26 04:26:53 PM PDT 24 Mar 26 04:30:44 PM PDT 24 13121388308 ps
T1384 /workspace/coverage/cover_reg_top/23.xbar_smoke_large_delays.911419449 Mar 26 04:17:45 PM PDT 24 Mar 26 04:19:33 PM PDT 24 9170457013 ps
T523 /workspace/coverage/cover_reg_top/9.chip_tl_errors.90676189 Mar 26 04:13:09 PM PDT 24 Mar 26 04:19:45 PM PDT 24 4267341968 ps
T1385 /workspace/coverage/cover_reg_top/57.xbar_unmapped_addr.1579812887 Mar 26 04:24:01 PM PDT 24 Mar 26 04:24:34 PM PDT 24 294821166 ps
T1386 /workspace/coverage/cover_reg_top/16.xbar_access_same_device_slow_rsp.1614063303 Mar 26 04:15:50 PM PDT 24 Mar 26 04:18:22 PM PDT 24 8482326789 ps
T1387 /workspace/coverage/cover_reg_top/27.xbar_smoke_zero_delays.657712805 Mar 26 04:18:53 PM PDT 24 Mar 26 04:19:00 PM PDT 24 44672726 ps
T1388 /workspace/coverage/cover_reg_top/0.xbar_smoke_slow_rsp.2517340874 Mar 26 04:07:06 PM PDT 24 Mar 26 04:08:22 PM PDT 24 4561603979 ps
T429 /workspace/coverage/cover_reg_top/60.xbar_random.2149710354 Mar 26 04:24:18 PM PDT 24 Mar 26 04:24:55 PM PDT 24 369280508 ps
T1389 /workspace/coverage/cover_reg_top/59.xbar_smoke.2891286521 Mar 26 04:24:11 PM PDT 24 Mar 26 04:24:18 PM PDT 24 126371123 ps
T1390 /workspace/coverage/cover_reg_top/79.xbar_error_and_unmapped_addr.1217675270 Mar 26 04:27:15 PM PDT 24 Mar 26 04:27:49 PM PDT 24 786419210 ps
T1391 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_reset_error.1065710346 Mar 26 04:23:31 PM PDT 24 Mar 26 04:30:04 PM PDT 24 2492007762 ps
T430 /workspace/coverage/cover_reg_top/48.xbar_smoke.2397732091 Mar 26 04:22:30 PM PDT 24 Mar 26 04:22:36 PM PDT 24 39194936 ps
T817 /workspace/coverage/cover_reg_top/94.xbar_stress_all_with_reset_error.547135657 Mar 26 04:29:42 PM PDT 24 Mar 26 04:30:25 PM PDT 24 180057541 ps
T1392 /workspace/coverage/cover_reg_top/66.xbar_same_source.764681528 Mar 26 04:25:18 PM PDT 24 Mar 26 04:25:58 PM PDT 24 1293582661 ps
T1393 /workspace/coverage/cover_reg_top/29.xbar_smoke_slow_rsp.959081120 Mar 26 04:19:14 PM PDT 24 Mar 26 04:20:48 PM PDT 24 4883116593 ps
T1394 /workspace/coverage/cover_reg_top/87.xbar_random_slow_rsp.749455132 Mar 26 04:28:37 PM PDT 24 Mar 26 04:33:28 PM PDT 24 15102311985 ps
T468 /workspace/coverage/cover_reg_top/30.xbar_random.191843225 Mar 26 04:19:26 PM PDT 24 Mar 26 04:20:41 PM PDT 24 2028158905 ps
T501 /workspace/coverage/cover_reg_top/50.xbar_stress_all.939027905 Mar 26 04:23:04 PM PDT 24 Mar 26 04:23:52 PM PDT 24 504100431 ps
T1395 /workspace/coverage/cover_reg_top/63.xbar_smoke_zero_delays.258839975 Mar 26 04:24:44 PM PDT 24 Mar 26 04:24:50 PM PDT 24 39223210 ps
T1396 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_error.4261333286 Mar 26 04:25:35 PM PDT 24 Mar 26 04:27:27 PM PDT 24 1175986387 ps
T1397 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_rand_reset.3620664817 Mar 26 04:11:10 PM PDT 24 Mar 26 04:12:41 PM PDT 24 210403245 ps
T1398 /workspace/coverage/cover_reg_top/50.xbar_stress_all_with_rand_reset.2713888123 Mar 26 04:23:04 PM PDT 24 Mar 26 04:23:12 PM PDT 24 7978610 ps
T1399 /workspace/coverage/cover_reg_top/87.xbar_smoke_large_delays.2397968971 Mar 26 04:28:38 PM PDT 24 Mar 26 04:30:12 PM PDT 24 9189731707 ps
T1400 /workspace/coverage/cover_reg_top/14.xbar_error_random.3637535590 Mar 26 04:15:17 PM PDT 24 Mar 26 04:15:35 PM PDT 24 364546731 ps
T1401 /workspace/coverage/cover_reg_top/38.xbar_random_zero_delays.1437011180 Mar 26 04:20:53 PM PDT 24 Mar 26 04:21:09 PM PDT 24 144132187 ps
T494 /workspace/coverage/cover_reg_top/5.xbar_same_source.4131147816 Mar 26 04:11:22 PM PDT 24 Mar 26 04:12:08 PM PDT 24 1525398842 ps
T1402 /workspace/coverage/cover_reg_top/8.xbar_random.258553994 Mar 26 04:12:42 PM PDT 24 Mar 26 04:13:26 PM PDT 24 1108450632 ps
T544 /workspace/coverage/cover_reg_top/23.chip_tl_errors.1627542073 Mar 26 04:17:47 PM PDT 24 Mar 26 04:19:42 PM PDT 24 2894640206 ps
T1403 /workspace/coverage/cover_reg_top/69.xbar_error_and_unmapped_addr.1975631166 Mar 26 04:25:49 PM PDT 24 Mar 26 04:26:19 PM PDT 24 211952527 ps
T1404 /workspace/coverage/cover_reg_top/83.xbar_smoke_zero_delays.3055400716 Mar 26 04:27:58 PM PDT 24 Mar 26 04:28:05 PM PDT 24 48233218 ps
T1405 /workspace/coverage/cover_reg_top/32.xbar_random_zero_delays.1208153927 Mar 26 04:19:52 PM PDT 24 Mar 26 04:20:32 PM PDT 24 442182417 ps
T1406 /workspace/coverage/cover_reg_top/86.xbar_random.3250209507 Mar 26 04:28:23 PM PDT 24 Mar 26 04:29:27 PM PDT 24 1588694550 ps
T1407 /workspace/coverage/cover_reg_top/82.xbar_random_slow_rsp.1504790247 Mar 26 04:27:49 PM PDT 24 Mar 26 04:32:58 PM PDT 24 16417321687 ps
T1408 /workspace/coverage/cover_reg_top/84.xbar_smoke_slow_rsp.1398568356 Mar 26 04:28:06 PM PDT 24 Mar 26 04:29:31 PM PDT 24 4742179308 ps
T768 /workspace/coverage/cover_reg_top/84.xbar_stress_all_with_reset_error.1754545331 Mar 26 04:28:14 PM PDT 24 Mar 26 04:40:48 PM PDT 24 19344551146 ps
T1409 /workspace/coverage/cover_reg_top/13.xbar_smoke.4077164056 Mar 26 04:14:44 PM PDT 24 Mar 26 04:14:54 PM PDT 24 205873519 ps
T532 /workspace/coverage/cover_reg_top/19.chip_tl_errors.322536904 Mar 26 04:16:47 PM PDT 24 Mar 26 04:21:37 PM PDT 24 3882983480 ps
T599 /workspace/coverage/cover_reg_top/92.xbar_random_zero_delays.2935040434 Mar 26 04:29:16 PM PDT 24 Mar 26 04:30:00 PM PDT 24 515779112 ps
T1410 /workspace/coverage/cover_reg_top/93.xbar_smoke.1120718584 Mar 26 04:29:33 PM PDT 24 Mar 26 04:29:44 PM PDT 24 240013748 ps
T783 /workspace/coverage/cover_reg_top/85.xbar_access_same_device.3278372412 Mar 26 04:28:18 PM PDT 24 Mar 26 04:30:07 PM PDT 24 2443654236 ps
T1411 /workspace/coverage/cover_reg_top/27.xbar_same_source.130380446 Mar 26 04:18:54 PM PDT 24 Mar 26 04:19:23 PM PDT 24 350882491 ps
T1412 /workspace/coverage/cover_reg_top/34.xbar_smoke_slow_rsp.587733946 Mar 26 04:20:12 PM PDT 24 Mar 26 04:21:14 PM PDT 24 3469177545 ps
T1413 /workspace/coverage/cover_reg_top/47.xbar_random_slow_rsp.2537581897 Mar 26 04:22:30 PM PDT 24 Mar 26 04:25:34 PM PDT 24 10096511449 ps
T347 /workspace/coverage/cover_reg_top/7.chip_same_csr_outstanding.4025849727 Mar 26 04:12:17 PM PDT 24 Mar 26 04:44:12 PM PDT 24 15993291504 ps
T1414 /workspace/coverage/cover_reg_top/70.xbar_random_slow_rsp.455149755 Mar 26 04:25:46 PM PDT 24 Mar 26 04:26:19 PM PDT 24 1705944991 ps
T1415 /workspace/coverage/cover_reg_top/89.xbar_same_source.2617789276 Mar 26 04:28:55 PM PDT 24 Mar 26 04:29:08 PM PDT 24 142405487 ps
T1416 /workspace/coverage/cover_reg_top/39.xbar_access_same_device.2184333053 Mar 26 04:21:01 PM PDT 24 Mar 26 04:22:49 PM PDT 24 2285009709 ps
T1417 /workspace/coverage/cover_reg_top/4.xbar_unmapped_addr.335928776 Mar 26 04:10:54 PM PDT 24 Mar 26 04:11:05 PM PDT 24 160448037 ps
T566 /workspace/coverage/cover_reg_top/34.xbar_random_zero_delays.1293604354 Mar 26 04:20:11 PM PDT 24 Mar 26 04:20:51 PM PDT 24 380972071 ps
T1418 /workspace/coverage/cover_reg_top/42.xbar_random_large_delays.17278666 Mar 26 04:21:42 PM PDT 24 Mar 26 04:33:54 PM PDT 24 66805778934 ps
T1419 /workspace/coverage/cover_reg_top/68.xbar_smoke_large_delays.245120088 Mar 26 04:25:29 PM PDT 24 Mar 26 04:26:30 PM PDT 24 5715869522 ps
T528 /workspace/coverage/cover_reg_top/3.xbar_random_slow_rsp.80351091 Mar 26 04:10:22 PM PDT 24 Mar 26 04:13:53 PM PDT 24 10616832515 ps
T590 /workspace/coverage/cover_reg_top/28.xbar_access_same_device.511648605 Mar 26 04:19:21 PM PDT 24 Mar 26 04:20:17 PM PDT 24 1156990371 ps
T1420 /workspace/coverage/cover_reg_top/32.xbar_random_large_delays.1519030599 Mar 26 04:19:53 PM PDT 24 Mar 26 04:29:20 PM PDT 24 50093865447 ps
T1421 /workspace/coverage/cover_reg_top/38.xbar_same_source.2922749571 Mar 26 04:20:52 PM PDT 24 Mar 26 04:21:38 PM PDT 24 1435037461 ps
T1422 /workspace/coverage/cover_reg_top/34.xbar_unmapped_addr.920468833 Mar 26 04:20:23 PM PDT 24 Mar 26 04:21:15 PM PDT 24 1142174637 ps
T1423 /workspace/coverage/cover_reg_top/51.xbar_smoke_large_delays.1853256927 Mar 26 04:23:06 PM PDT 24 Mar 26 04:24:20 PM PDT 24 6528064968 ps
T1424 /workspace/coverage/cover_reg_top/77.xbar_stress_all_with_rand_reset.1369697888 Mar 26 04:26:59 PM PDT 24 Mar 26 04:30:30 PM PDT 24 632099251 ps
T1425 /workspace/coverage/cover_reg_top/89.xbar_error_and_unmapped_addr.1695552443 Mar 26 04:29:03 PM PDT 24 Mar 26 04:29:13 PM PDT 24 66396224 ps
T370 /workspace/coverage/cover_reg_top/18.chip_csr_rw.3541056722 Mar 26 04:16:34 PM PDT 24 Mar 26 04:28:50 PM PDT 24 5326761856 ps
T1426 /workspace/coverage/cover_reg_top/71.xbar_stress_all.1987461882 Mar 26 04:26:42 PM PDT 24 Mar 26 04:33:26 PM PDT 24 10922385205 ps
T1427 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_error.1100766155 Mar 26 04:15:17 PM PDT 24 Mar 26 04:16:35 PM PDT 24 2018591779 ps
T449 /workspace/coverage/cover_reg_top/76.xbar_same_source.288325005 Mar 26 04:26:57 PM PDT 24 Mar 26 04:28:11 PM PDT 24 2243778736 ps
T1428 /workspace/coverage/cover_reg_top/15.xbar_access_same_device.2669232033 Mar 26 04:15:39 PM PDT 24 Mar 26 04:16:53 PM PDT 24 792770709 ps
T1429 /workspace/coverage/cover_reg_top/10.xbar_smoke_slow_rsp.3413496933 Mar 26 04:13:46 PM PDT 24 Mar 26 04:15:25 PM PDT 24 5482131191 ps
T1430 /workspace/coverage/cover_reg_top/72.xbar_smoke_zero_delays.3874626414 Mar 26 04:26:43 PM PDT 24 Mar 26 04:26:49 PM PDT 24 36332400 ps
T542 /workspace/coverage/cover_reg_top/66.xbar_stress_all_with_rand_reset.4054179469 Mar 26 04:25:19 PM PDT 24 Mar 26 04:31:28 PM PDT 24 2633675615 ps
T1431 /workspace/coverage/cover_reg_top/82.xbar_stress_all_with_reset_error.2724292628 Mar 26 04:27:57 PM PDT 24 Mar 26 04:37:17 PM PDT 24 5663836857 ps
T1432 /workspace/coverage/cover_reg_top/93.xbar_random.881078880 Mar 26 04:29:33 PM PDT 24 Mar 26 04:30:28 PM PDT 24 585225367 ps
T495 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_rand_reset.925309155 Mar 26 04:21:59 PM PDT 24 Mar 26 04:30:58 PM PDT 24 4396501158 ps
T1433 /workspace/coverage/cover_reg_top/87.xbar_error_random.3705911218 Mar 26 04:28:41 PM PDT 24 Mar 26 04:29:24 PM PDT 24 1167418363 ps
T1434 /workspace/coverage/cover_reg_top/46.xbar_smoke_zero_delays.2801079835 Mar 26 04:22:09 PM PDT 24 Mar 26 04:22:17 PM PDT 24 50623076 ps
T1435 /workspace/coverage/cover_reg_top/93.xbar_unmapped_addr.3120052612 Mar 26 04:29:33 PM PDT 24 Mar 26 04:30:03 PM PDT 24 698385558 ps
T452 /workspace/coverage/cover_reg_top/16.xbar_random_large_delays.3357266094 Mar 26 04:15:51 PM PDT 24 Mar 26 04:23:03 PM PDT 24 36487522564 ps
T1436 /workspace/coverage/cover_reg_top/96.xbar_access_same_device_slow_rsp.3999257038 Mar 26 04:30:01 PM PDT 24 Mar 26 04:54:59 PM PDT 24 85264981388 ps
T1437 /workspace/coverage/cover_reg_top/47.xbar_stress_all_with_reset_error.1530101467 Mar 26 04:22:28 PM PDT 24 Mar 26 04:30:14 PM PDT 24 2680011078 ps
T1438 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_error.1898428595 Mar 26 04:24:24 PM PDT 24 Mar 26 04:29:06 PM PDT 24 6252463986 ps
T497 /workspace/coverage/cover_reg_top/44.xbar_smoke_zero_delays.1402325690 Mar 26 04:21:57 PM PDT 24 Mar 26 04:22:04 PM PDT 24 50779298 ps
T1439 /workspace/coverage/cover_reg_top/82.xbar_stress_all.1171399768 Mar 26 04:27:55 PM PDT 24 Mar 26 04:30:36 PM PDT 24 3612420447 ps
T1440 /workspace/coverage/cover_reg_top/11.xbar_error_random.879718092 Mar 26 04:14:11 PM PDT 24 Mar 26 04:14:25 PM PDT 24 299509122 ps
T1441 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_error.547588938 Mar 26 04:17:45 PM PDT 24 Mar 26 04:24:47 PM PDT 24 12358410900 ps
T1442 /workspace/coverage/cover_reg_top/97.xbar_stress_all.4059842254 Mar 26 04:30:12 PM PDT 24 Mar 26 04:31:34 PM PDT 24 1816144863 ps
T425 /workspace/coverage/cover_reg_top/6.chip_same_csr_outstanding.3053794876 Mar 26 04:11:28 PM PDT 24 Mar 26 05:05:48 PM PDT 24 29179920149 ps
T820 /workspace/coverage/cover_reg_top/17.xbar_stress_all_with_rand_reset.206504554 Mar 26 04:16:33 PM PDT 24 Mar 26 04:18:18 PM PDT 24 330312571 ps
T1443 /workspace/coverage/cover_reg_top/37.xbar_error_random.3506592981 Mar 26 04:20:41 PM PDT 24 Mar 26 04:20:51 PM PDT 24 86165851 ps
T1444 /workspace/coverage/cover_reg_top/1.chip_rv_dm_lc_disabled.1689811272 Mar 26 04:08:00 PM PDT 24 Mar 26 04:15:04 PM PDT 24 7676797960 ps
T1445 /workspace/coverage/cover_reg_top/35.xbar_smoke.2695099512 Mar 26 04:20:24 PM PDT 24 Mar 26 04:20:31 PM PDT 24 42927883 ps
T1446 /workspace/coverage/cover_reg_top/22.xbar_random_zero_delays.1715252640 Mar 26 04:17:36 PM PDT 24 Mar 26 04:18:29 PM PDT 24 544976102 ps
T1447 /workspace/coverage/cover_reg_top/23.xbar_stress_all.3307434627 Mar 26 04:18:21 PM PDT 24 Mar 26 04:20:52 PM PDT 24 3170575318 ps
T1448 /workspace/coverage/cover_reg_top/7.chip_csr_rw.70173974 Mar 26 04:12:45 PM PDT 24 Mar 26 04:19:54 PM PDT 24 5209768456 ps
T1449 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_rand_reset.2083203251 Mar 26 04:22:52 PM PDT 24 Mar 26 04:25:36 PM PDT 24 578519355 ps
T1450 /workspace/coverage/cover_reg_top/93.xbar_same_source.3194867912 Mar 26 04:29:33 PM PDT 24 Mar 26 04:29:43 PM PDT 24 92159625 ps
T1451 /workspace/coverage/cover_reg_top/18.xbar_smoke_large_delays.1784235251 Mar 26 04:16:31 PM PDT 24 Mar 26 04:18:04 PM PDT 24 8362632489 ps
T1452 /workspace/coverage/cover_reg_top/7.xbar_smoke_zero_delays.1978605539 Mar 26 04:12:22 PM PDT 24 Mar 26 04:12:29 PM PDT 24 51976170 ps
T1453 /workspace/coverage/cover_reg_top/4.xbar_smoke_slow_rsp.478217936 Mar 26 04:10:45 PM PDT 24 Mar 26 04:11:51 PM PDT 24 3748581229 ps
T1454 /workspace/coverage/cover_reg_top/17.xbar_smoke_large_delays.3626326655 Mar 26 04:16:02 PM PDT 24 Mar 26 04:17:29 PM PDT 24 8512464396 ps
T1455 /workspace/coverage/cover_reg_top/40.xbar_random_large_delays.1347894681 Mar 26 04:21:09 PM PDT 24 Mar 26 04:28:26 PM PDT 24 43768450325 ps
T1456 /workspace/coverage/cover_reg_top/95.xbar_random.960583280 Mar 26 04:29:57 PM PDT 24 Mar 26 04:30:17 PM PDT 24 215592831 ps
T1457 /workspace/coverage/cover_reg_top/32.xbar_stress_all.1795256222 Mar 26 04:19:51 PM PDT 24 Mar 26 04:29:12 PM PDT 24 13239097463 ps
T1458 /workspace/coverage/cover_reg_top/42.xbar_smoke_zero_delays.1030695726 Mar 26 04:21:28 PM PDT 24 Mar 26 04:21:34 PM PDT 24 46561824 ps
T1459 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_reset_error.2766171404 Mar 26 04:17:48 PM PDT 24 Mar 26 04:22:13 PM PDT 24 2183315697 ps
T1460 /workspace/coverage/cover_reg_top/37.xbar_smoke.190743178 Mar 26 04:20:43 PM PDT 24 Mar 26 04:20:51 PM PDT 24 50840353 ps
T1461 /workspace/coverage/cover_reg_top/28.xbar_unmapped_addr.3019127788 Mar 26 04:19:04 PM PDT 24 Mar 26 04:20:10 PM PDT 24 1409253022 ps
T612 /workspace/coverage/cover_reg_top/39.xbar_random_large_delays.3180680770 Mar 26 04:21:00 PM PDT 24 Mar 26 04:35:13 PM PDT 24 76118106260 ps
T1462 /workspace/coverage/cover_reg_top/19.chip_same_csr_outstanding.880481915 Mar 26 04:16:35 PM PDT 24 Mar 26 04:44:15 PM PDT 24 14189497280 ps
T769 /workspace/coverage/cover_reg_top/59.xbar_access_same_device.3987392667 Mar 26 04:24:22 PM PDT 24 Mar 26 04:26:00 PM PDT 24 2234446354 ps
T1463 /workspace/coverage/cover_reg_top/83.xbar_smoke_slow_rsp.1607861077 Mar 26 04:27:54 PM PDT 24 Mar 26 04:29:13 PM PDT 24 4381576283 ps
T1464 /workspace/coverage/cover_reg_top/50.xbar_unmapped_addr.755426571 Mar 26 04:22:49 PM PDT 24 Mar 26 04:23:05 PM PDT 24 108025655 ps
T447 /workspace/coverage/cover_reg_top/3.xbar_access_same_device.823306893 Mar 26 04:10:23 PM PDT 24 Mar 26 04:12:27 PM PDT 24 1472686968 ps
T498 /workspace/coverage/cover_reg_top/30.xbar_same_source.871941409 Mar 26 04:19:30 PM PDT 24 Mar 26 04:19:47 PM PDT 24 175326676 ps
T503 /workspace/coverage/cover_reg_top/76.xbar_random.3060233800 Mar 26 04:26:52 PM PDT 24 Mar 26 04:27:40 PM PDT 24 485754031 ps
T1465 /workspace/coverage/cover_reg_top/52.xbar_smoke.2456180537 Mar 26 04:23:16 PM PDT 24 Mar 26 04:23:22 PM PDT 24 39756780 ps
T1466 /workspace/coverage/cover_reg_top/20.xbar_error_random.2722814788 Mar 26 04:17:17 PM PDT 24 Mar 26 04:17:33 PM PDT 24 149873974 ps
T804 /workspace/coverage/cover_reg_top/74.xbar_stress_all_with_reset_error.1087067766 Mar 26 04:26:49 PM PDT 24 Mar 26 04:30:19 PM PDT 24 721134956 ps
T1467 /workspace/coverage/cover_reg_top/71.xbar_stress_all_with_rand_reset.917181760 Mar 26 04:26:45 PM PDT 24 Mar 26 04:27:10 PM PDT 24 104307426 ps
T1468 /workspace/coverage/cover_reg_top/51.xbar_random_zero_delays.3779854010 Mar 26 04:23:05 PM PDT 24 Mar 26 04:23:51 PM PDT 24 465000564 ps
T1469 /workspace/coverage/cover_reg_top/75.xbar_smoke_zero_delays.2181554543 Mar 26 04:26:43 PM PDT 24 Mar 26 04:26:50 PM PDT 24 48887537 ps
T1470 /workspace/coverage/cover_reg_top/85.xbar_smoke_large_delays.402024892 Mar 26 04:28:15 PM PDT 24 Mar 26 04:30:18 PM PDT 24 10377220775 ps
T1471 /workspace/coverage/cover_reg_top/65.xbar_error_and_unmapped_addr.313594500 Mar 26 04:25:17 PM PDT 24 Mar 26 04:25:42 PM PDT 24 510175651 ps
T567 /workspace/coverage/cover_reg_top/48.xbar_random_zero_delays.2958493321 Mar 26 04:22:28 PM PDT 24 Mar 26 04:22:53 PM PDT 24 246196968 ps
T1472 /workspace/coverage/cover_reg_top/33.xbar_error_random.1235393067 Mar 26 04:20:04 PM PDT 24 Mar 26 04:20:13 PM PDT 24 141821209 ps
T1473 /workspace/coverage/cover_reg_top/7.xbar_smoke_slow_rsp.458103563 Mar 26 04:12:25 PM PDT 24 Mar 26 04:14:11 PM PDT 24 6040042046 ps
T1474 /workspace/coverage/cover_reg_top/64.xbar_smoke_large_delays.2332272667 Mar 26 04:24:50 PM PDT 24 Mar 26 04:26:50 PM PDT 24 10546989464 ps
T1475 /workspace/coverage/cover_reg_top/70.xbar_error_random.345516840 Mar 26 04:25:45 PM PDT 24 Mar 26 04:25:54 PM PDT 24 152299690 ps
T1476 /workspace/coverage/cover_reg_top/0.xbar_smoke_zero_delays.824736003 Mar 26 04:06:59 PM PDT 24 Mar 26 04:07:07 PM PDT 24 50450882 ps
T1477 /workspace/coverage/cover_reg_top/30.xbar_smoke_zero_delays.272182176 Mar 26 04:19:25 PM PDT 24 Mar 26 04:19:33 PM PDT 24 55971870 ps
T1478 /workspace/coverage/cover_reg_top/2.chip_prim_tl_access.2464587697 Mar 26 04:09:02 PM PDT 24 Mar 26 04:16:08 PM PDT 24 10843352942 ps
T1479 /workspace/coverage/cover_reg_top/7.xbar_smoke.1949325614 Mar 26 04:12:23 PM PDT 24 Mar 26 04:12:32 PM PDT 24 177753501 ps
T1480 /workspace/coverage/cover_reg_top/58.xbar_random.847080310 Mar 26 04:23:58 PM PDT 24 Mar 26 04:24:08 PM PDT 24 73033335 ps
T1481 /workspace/coverage/cover_reg_top/90.xbar_smoke_slow_rsp.466363317 Mar 26 04:29:07 PM PDT 24 Mar 26 04:30:38 PM PDT 24 5551893666 ps
T1482 /workspace/coverage/cover_reg_top/13.chip_same_csr_outstanding.1581422135 Mar 26 04:14:44 PM PDT 24 Mar 26 04:41:52 PM PDT 24 13858015046 ps
T1483 /workspace/coverage/cover_reg_top/7.xbar_smoke_large_delays.2827870283 Mar 26 04:12:21 PM PDT 24 Mar 26 04:14:23 PM PDT 24 10621904999 ps
T1484 /workspace/coverage/cover_reg_top/72.xbar_smoke_large_delays.3487195168 Mar 26 04:26:44 PM PDT 24 Mar 26 04:28:22 PM PDT 24 9213498655 ps
T1485 /workspace/coverage/cover_reg_top/61.xbar_random_slow_rsp.2962370351 Mar 26 04:24:34 PM PDT 24 Mar 26 04:25:24 PM PDT 24 2824848918 ps
T792 /workspace/coverage/cover_reg_top/94.xbar_access_same_device_slow_rsp.2294416746 Mar 26 04:29:42 PM PDT 24 Mar 26 05:01:46 PM PDT 24 105518121166 ps
T1486 /workspace/coverage/cover_reg_top/42.xbar_random.3064844774 Mar 26 04:21:39 PM PDT 24 Mar 26 04:21:59 PM PDT 24 199202596 ps
T1487 /workspace/coverage/cover_reg_top/71.xbar_access_same_device.3081139073 Mar 26 04:26:39 PM PDT 24 Mar 26 04:27:38 PM PDT 24 537778676 ps
T132 /workspace/coverage/cover_reg_top/3.chip_csr_hw_reset.170255705 Mar 26 04:10:24 PM PDT 24 Mar 26 04:17:27 PM PDT 24 6486324994 ps
T801 /workspace/coverage/cover_reg_top/60.xbar_stress_all_with_error.746186311 Mar 26 04:24:32 PM PDT 24 Mar 26 04:35:57 PM PDT 24 15595338744 ps
T1488 /workspace/coverage/cover_reg_top/14.xbar_error_and_unmapped_addr.2289912371 Mar 26 04:15:17 PM PDT 24 Mar 26 04:15:39 PM PDT 24 183348481 ps
T1489 /workspace/coverage/cover_reg_top/54.xbar_unmapped_addr.1492690967 Mar 26 04:23:38 PM PDT 24 Mar 26 04:24:38 PM PDT 24 1179744167 ps
T1490 /workspace/coverage/cover_reg_top/39.xbar_same_source.2950042473 Mar 26 04:21:01 PM PDT 24 Mar 26 04:21:48 PM PDT 24 1431191827 ps
T1491 /workspace/coverage/cover_reg_top/34.xbar_smoke.719949114 Mar 26 04:20:10 PM PDT 24 Mar 26 04:20:20 PM PDT 24 215732277 ps
T475 /workspace/coverage/cover_reg_top/81.xbar_random.2309105427 Mar 26 04:27:35 PM PDT 24 Mar 26 04:28:56 PM PDT 24 2249071513 ps
T1492 /workspace/coverage/cover_reg_top/9.xbar_error_and_unmapped_addr.4170515325 Mar 26 04:13:19 PM PDT 24 Mar 26 04:13:55 PM PDT 24 304239271 ps
T485 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_rand_reset.1994007340 Mar 26 04:18:26 PM PDT 24 Mar 26 04:24:56 PM PDT 24 3348030803 ps
T1493 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_error.282105739 Mar 26 04:23:33 PM PDT 24 Mar 26 04:30:43 PM PDT 24 9780274658 ps
T1494 /workspace/coverage/cover_reg_top/6.xbar_random_large_delays.3442961760 Mar 26 04:11:46 PM PDT 24 Mar 26 04:29:14 PM PDT 24 85008821179 ps
T1495 /workspace/coverage/cover_reg_top/17.xbar_random_slow_rsp.2691683582 Mar 26 04:16:17 PM PDT 24 Mar 26 04:20:11 PM PDT 24 12117488330 ps
T1496 /workspace/coverage/cover_reg_top/22.xbar_access_same_device.2571768170 Mar 26 04:17:46 PM PDT 24 Mar 26 04:19:35 PM PDT 24 2138892618 ps
T1497 /workspace/coverage/cover_reg_top/16.xbar_random_slow_rsp.1738286838 Mar 26 04:15:51 PM PDT 24 Mar 26 04:35:41 PM PDT 24 66790169201 ps
T1498 /workspace/coverage/cover_reg_top/11.xbar_smoke_large_delays.2475996383 Mar 26 04:13:58 PM PDT 24 Mar 26 04:15:02 PM PDT 24 5454387372 ps
T1499 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_rand_reset.794027556 Mar 26 04:09:35 PM PDT 24 Mar 26 04:12:30 PM PDT 24 314106846 ps
T1500 /workspace/coverage/cover_reg_top/2.chip_same_csr_outstanding.3419338595 Mar 26 04:09:08 PM PDT 24 Mar 26 05:01:42 PM PDT 24 26325897895 ps
T526 /workspace/coverage/cover_reg_top/6.chip_tl_errors.3251839764 Mar 26 04:11:31 PM PDT 24 Mar 26 04:17:50 PM PDT 24 4617360532 ps
T1501 /workspace/coverage/cover_reg_top/62.xbar_random_zero_delays.1274485875 Mar 26 04:24:44 PM PDT 24 Mar 26 04:25:30 PM PDT 24 496405276 ps
T1502 /workspace/coverage/cover_reg_top/72.xbar_unmapped_addr.3296509783 Mar 26 04:26:43 PM PDT 24 Mar 26 04:27:09 PM PDT 24 210729754 ps
T504 /workspace/coverage/cover_reg_top/53.xbar_access_same_device.742839982 Mar 26 04:23:22 PM PDT 24 Mar 26 04:25:31 PM PDT 24 2503093148 ps
T1503 /workspace/coverage/cover_reg_top/71.xbar_smoke_zero_delays.3463439311 Mar 26 04:26:25 PM PDT 24 Mar 26 04:26:32 PM PDT 24 53027953 ps
T562 /workspace/coverage/cover_reg_top/18.chip_tl_errors.4117623562 Mar 26 04:16:27 PM PDT 24 Mar 26 04:22:23 PM PDT 24 3365451858 ps
T1504 /workspace/coverage/cover_reg_top/59.xbar_smoke_zero_delays.2218537547 Mar 26 04:24:15 PM PDT 24 Mar 26 04:24:22 PM PDT 24 47194770 ps
T1505 /workspace/coverage/cover_reg_top/40.xbar_smoke_slow_rsp.186631678 Mar 26 04:21:10 PM PDT 24 Mar 26 04:22:50 PM PDT 24 5615317350 ps
T1506 /workspace/coverage/cover_reg_top/54.xbar_smoke.3079586506 Mar 26 04:23:33 PM PDT 24 Mar 26 04:23:40 PM PDT 24 42185562 ps
T1507 /workspace/coverage/cover_reg_top/58.xbar_access_same_device_slow_rsp.3409374538 Mar 26 04:24:11 PM PDT 24 Mar 26 04:55:41 PM PDT 24 114042942724 ps
T453 /workspace/coverage/cover_reg_top/19.xbar_random_slow_rsp.4138729936 Mar 26 04:16:47 PM PDT 24 Mar 26 04:30:43 PM PDT 24 51842107158 ps
T1508 /workspace/coverage/cover_reg_top/23.xbar_error_random.3303128004 Mar 26 04:17:54 PM PDT 24 Mar 26 04:19:10 PM PDT 24 2082584869 ps
T1509 /workspace/coverage/cover_reg_top/4.xbar_smoke.935589703 Mar 26 04:10:30 PM PDT 24 Mar 26 04:10:37 PM PDT 24 51078949 ps
T1510 /workspace/coverage/cover_reg_top/41.xbar_access_same_device.2262310587 Mar 26 04:21:29 PM PDT 24 Mar 26 04:22:51 PM PDT 24 1765867792 ps
T821 /workspace/coverage/cover_reg_top/87.xbar_stress_all_with_rand_reset.1204348461 Mar 26 04:28:51 PM PDT 24 Mar 26 04:31:30 PM PDT 24 1613756117 ps
T1511 /workspace/coverage/cover_reg_top/14.xbar_smoke_zero_delays.1747257031 Mar 26 04:15:06 PM PDT 24 Mar 26 04:15:14 PM PDT 24 57199358 ps
T527 /workspace/coverage/cover_reg_top/56.xbar_random_large_delays.3494259752 Mar 26 04:23:50 PM PDT 24 Mar 26 04:38:28 PM PDT 24 75178891894 ps
T1512 /workspace/coverage/cover_reg_top/1.xbar_access_same_device.3890074197 Mar 26 04:08:19 PM PDT 24 Mar 26 04:08:57 PM PDT 24 444185419 ps
T649 /workspace/coverage/cover_reg_top/20.chip_tl_errors.3533325042 Mar 26 04:17:05 PM PDT 24 Mar 26 04:20:31 PM PDT 24 3061428606 ps
T1513 /workspace/coverage/cover_reg_top/7.xbar_error_random.264137728 Mar 26 04:12:34 PM PDT 24 Mar 26 04:12:52 PM PDT 24 195100808 ps
T1514 /workspace/coverage/cover_reg_top/74.xbar_same_source.527668489 Mar 26 04:26:49 PM PDT 24 Mar 26 04:27:20 PM PDT 24 364351482 ps
T1515 /workspace/coverage/cover_reg_top/21.xbar_access_same_device_slow_rsp.1858009568 Mar 26 04:17:26 PM PDT 24 Mar 26 04:44:26 PM PDT 24 89401956994 ps
T1516 /workspace/coverage/cover_reg_top/56.xbar_smoke_slow_rsp.3195844638 Mar 26 04:23:51 PM PDT 24 Mar 26 04:25:07 PM PDT 24 4045992714 ps
T1517 /workspace/coverage/cover_reg_top/58.xbar_smoke.287032627 Mar 26 04:23:59 PM PDT 24 Mar 26 04:24:09 PM PDT 24 217283910 ps
T1518 /workspace/coverage/cover_reg_top/20.xbar_smoke_zero_delays.1389455058 Mar 26 04:17:05 PM PDT 24 Mar 26 04:17:12 PM PDT 24 47007554 ps
T1519 /workspace/coverage/cover_reg_top/39.xbar_random_zero_delays.326886455 Mar 26 04:21:00 PM PDT 24 Mar 26 04:21:36 PM PDT 24 381648963 ps
T1520 /workspace/coverage/cover_reg_top/62.xbar_error_and_unmapped_addr.789738792 Mar 26 04:24:48 PM PDT 24 Mar 26 04:25:41 PM PDT 24 1390442172 ps
T1521 /workspace/coverage/cover_reg_top/48.xbar_same_source.712294402 Mar 26 04:22:33 PM PDT 24 Mar 26 04:23:11 PM PDT 24 1253039426 ps
T1522 /workspace/coverage/cover_reg_top/28.xbar_smoke_large_delays.2579049039 Mar 26 04:19:04 PM PDT 24 Mar 26 04:19:55 PM PDT 24 4540225390 ps
T1523 /workspace/coverage/cover_reg_top/7.xbar_random_large_delays.3918790450 Mar 26 04:12:21 PM PDT 24 Mar 26 04:15:09 PM PDT 24 16271818480 ps
T1524 /workspace/coverage/cover_reg_top/33.xbar_error_and_unmapped_addr.2523440590 Mar 26 04:20:10 PM PDT 24 Mar 26 04:20:18 PM PDT 24 35663790 ps
T1525 /workspace/coverage/cover_reg_top/58.xbar_same_source.223662994 Mar 26 04:24:08 PM PDT 24 Mar 26 04:25:29 PM PDT 24 2685895054 ps
T1526 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_reset_error.889496268 Mar 26 04:23:42 PM PDT 24 Mar 26 04:24:10 PM PDT 24 160136254 ps
T1527 /workspace/coverage/cover_reg_top/63.xbar_random_large_delays.3561239817 Mar 26 04:24:48 PM PDT 24 Mar 26 04:42:47 PM PDT 24 97851498448 ps
T1528 /workspace/coverage/cover_reg_top/58.xbar_stress_all_with_error.2871216388 Mar 26 04:24:12 PM PDT 24 Mar 26 04:29:38 PM PDT 24 8941247803 ps
T1529 /workspace/coverage/cover_reg_top/98.xbar_error_and_unmapped_addr.3930949772 Mar 26 04:30:19 PM PDT 24 Mar 26 04:30:46 PM PDT 24 634738181 ps
T1530 /workspace/coverage/cover_reg_top/95.xbar_unmapped_addr.3832140283 Mar 26 04:29:51 PM PDT 24 Mar 26 04:30:39 PM PDT 24 1010917134 ps
T1531 /workspace/coverage/cover_reg_top/56.xbar_smoke_large_delays.1359198724 Mar 26 04:23:45 PM PDT 24 Mar 26 04:25:28 PM PDT 24 9049891381 ps
T1532 /workspace/coverage/cover_reg_top/79.xbar_stress_all_with_reset_error.2788154152 Mar 26 04:27:16 PM PDT 24 Mar 26 04:33:59 PM PDT 24 6517656037 ps
T1533 /workspace/coverage/cover_reg_top/99.xbar_smoke_large_delays.2692319584 Mar 26 04:30:20 PM PDT 24 Mar 26 04:31:54 PM PDT 24 8131362927 ps
T1534 /workspace/coverage/cover_reg_top/21.xbar_smoke_slow_rsp.1458837006 Mar 26 04:17:14 PM PDT 24 Mar 26 04:18:50 PM PDT 24 5472616336 ps
T500 /workspace/coverage/cover_reg_top/60.xbar_access_same_device_slow_rsp.3264556617 Mar 26 04:24:20 PM PDT 24 Mar 26 04:50:34 PM PDT 24 83408651722 ps
T1535 /workspace/coverage/cover_reg_top/11.xbar_random_zero_delays.1575095596 Mar 26 04:13:59 PM PDT 24 Mar 26 04:14:30 PM PDT 24 303363100 ps
T1536 /workspace/coverage/cover_reg_top/61.xbar_access_same_device_slow_rsp.2702161994 Mar 26 04:24:34 PM PDT 24 Mar 26 05:00:50 PM PDT 24 124856891063 ps
T1537 /workspace/coverage/cover_reg_top/3.xbar_random_large_delays.2396669756 Mar 26 04:10:01 PM PDT 24 Mar 26 04:19:40 PM PDT 24 57123616830 ps
T1538 /workspace/coverage/cover_reg_top/77.xbar_smoke.284965047 Mar 26 04:26:58 PM PDT 24 Mar 26 04:27:08 PM PDT 24 216063082 ps
T1539 /workspace/coverage/cover_reg_top/74.xbar_random_large_delays.366345398 Mar 26 04:26:45 PM PDT 24 Mar 26 04:33:34 PM PDT 24 34174333532 ps
T1540 /workspace/coverage/cover_reg_top/8.xbar_random_slow_rsp.382342329 Mar 26 04:12:42 PM PDT 24 Mar 26 04:28:05 PM PDT 24 46031321618 ps
T1541 /workspace/coverage/cover_reg_top/30.xbar_random_large_delays.2071501499 Mar 26 04:19:23 PM PDT 24 Mar 26 04:32:12 PM PDT 24 72457772650 ps
T1542 /workspace/coverage/cover_reg_top/92.xbar_access_same_device.2567347522 Mar 26 04:29:22 PM PDT 24 Mar 26 04:29:33 PM PDT 24 107902186 ps
T1543 /workspace/coverage/cover_reg_top/65.xbar_smoke_large_delays.4171223168 Mar 26 04:25:08 PM PDT 24 Mar 26 04:26:42 PM PDT 24 8403791221 ps
T1544 /workspace/coverage/cover_reg_top/3.xbar_smoke.3883148187 Mar 26 04:09:59 PM PDT 24 Mar 26 04:10:06 PM PDT 24 42770491 ps
T1545 /workspace/coverage/cover_reg_top/67.xbar_access_same_device.1752206249 Mar 26 04:25:18 PM PDT 24 Mar 26 04:26:21 PM PDT 24 531688367 ps
T1546 /workspace/coverage/cover_reg_top/93.xbar_smoke_slow_rsp.1928993650 Mar 26 04:29:33 PM PDT 24 Mar 26 04:31:01 PM PDT 24 4869876865 ps
T1547 /workspace/coverage/cover_reg_top/9.xbar_smoke_zero_delays.3418214228 Mar 26 04:13:38 PM PDT 24 Mar 26 04:13:45 PM PDT 24 51211189 ps
T1548 /workspace/coverage/cover_reg_top/18.xbar_access_same_device.1784310324 Mar 26 04:16:26 PM PDT 24 Mar 26 04:17:28 PM PDT 24 605178617 ps
T1549 /workspace/coverage/cover_reg_top/70.xbar_unmapped_addr.1485452232 Mar 26 04:25:49 PM PDT 24 Mar 26 04:26:32 PM PDT 24 954236490 ps
T1550 /workspace/coverage/cover_reg_top/18.xbar_stress_all_with_error.1125300420 Mar 26 04:16:43 PM PDT 24 Mar 26 04:28:42 PM PDT 24 16360863310 ps
T1551 /workspace/coverage/cover_reg_top/70.xbar_stress_all_with_error.4214132821 Mar 26 04:26:29 PM PDT 24 Mar 26 04:27:57 PM PDT 24 1165538552 ps
T1552 /workspace/coverage/cover_reg_top/97.xbar_random_large_delays.2444786541 Mar 26 04:30:09 PM PDT 24 Mar 26 04:42:56 PM PDT 24 71623441407 ps
T1553 /workspace/coverage/cover_reg_top/61.xbar_random_zero_delays.3667769043 Mar 26 04:24:30 PM PDT 24 Mar 26 04:25:05 PM PDT 24 419586357 ps
T1554 /workspace/coverage/cover_reg_top/68.xbar_smoke.116596249 Mar 26 04:25:32 PM PDT 24 Mar 26 04:25:39 PM PDT 24 42620415 ps
T1555 /workspace/coverage/cover_reg_top/4.xbar_random.1355115209 Mar 26 04:11:00 PM PDT 24 Mar 26 04:11:42 PM PDT 24 1035826403 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%