Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.19 95.38 94.18 95.66 94.94 97.38 99.58


Total test records in report: 2838
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html

T2262 /workspace/coverage/cover_reg_top/90.xbar_stress_all_with_error.776172901 Mar 26 04:29:06 PM PDT 24 Mar 26 04:30:40 PM PDT 24 1089079495 ps
T2263 /workspace/coverage/cover_reg_top/75.xbar_stress_all_with_rand_reset.2606378173 Mar 26 04:26:47 PM PDT 24 Mar 26 04:29:07 PM PDT 24 199869658 ps
T2264 /workspace/coverage/cover_reg_top/43.xbar_error_random.3887760150 Mar 26 04:21:47 PM PDT 24 Mar 26 04:22:15 PM PDT 24 672176804 ps
T2265 /workspace/coverage/cover_reg_top/89.xbar_smoke_zero_delays.3175735485 Mar 26 04:28:54 PM PDT 24 Mar 26 04:29:01 PM PDT 24 54190535 ps
T2266 /workspace/coverage/cover_reg_top/87.xbar_access_same_device.926078504 Mar 26 04:28:38 PM PDT 24 Mar 26 04:28:57 PM PDT 24 381486721 ps
T2267 /workspace/coverage/cover_reg_top/30.xbar_smoke_large_delays.2702886886 Mar 26 04:19:22 PM PDT 24 Mar 26 04:20:49 PM PDT 24 7895653054 ps
T2268 /workspace/coverage/cover_reg_top/18.xbar_access_same_device_slow_rsp.2122873435 Mar 26 04:16:34 PM PDT 24 Mar 26 04:19:38 PM PDT 24 10256927535 ps
T2269 /workspace/coverage/cover_reg_top/77.xbar_access_same_device.4076717938 Mar 26 04:27:05 PM PDT 24 Mar 26 04:28:42 PM PDT 24 2122209368 ps
T2270 /workspace/coverage/cover_reg_top/45.xbar_smoke_large_delays.3360953645 Mar 26 04:22:12 PM PDT 24 Mar 26 04:23:34 PM PDT 24 7814159879 ps
T2271 /workspace/coverage/cover_reg_top/81.xbar_random_large_delays.2245748502 Mar 26 04:27:36 PM PDT 24 Mar 26 04:37:27 PM PDT 24 52148687525 ps
T2272 /workspace/coverage/cover_reg_top/43.xbar_stress_all_with_error.4179663814 Mar 26 04:21:56 PM PDT 24 Mar 26 04:23:13 PM PDT 24 2238966310 ps
T2273 /workspace/coverage/cover_reg_top/47.xbar_access_same_device_slow_rsp.3178701457 Mar 26 04:22:28 PM PDT 24 Mar 26 04:32:19 PM PDT 24 33023172773 ps
T2274 /workspace/coverage/cover_reg_top/54.xbar_random_zero_delays.1754950097 Mar 26 04:23:30 PM PDT 24 Mar 26 04:24:16 PM PDT 24 460324323 ps
T2275 /workspace/coverage/cover_reg_top/40.xbar_stress_all_with_reset_error.1132408618 Mar 26 04:21:18 PM PDT 24 Mar 26 04:23:19 PM PDT 24 426146481 ps
T2276 /workspace/coverage/cover_reg_top/94.xbar_unmapped_addr.7955836 Mar 26 04:29:43 PM PDT 24 Mar 26 04:30:49 PM PDT 24 1435377334 ps
T2277 /workspace/coverage/cover_reg_top/66.xbar_random.2003651734 Mar 26 04:25:23 PM PDT 24 Mar 26 04:26:11 PM PDT 24 473085804 ps
T2278 /workspace/coverage/cover_reg_top/15.chip_tl_errors.550982256 Mar 26 04:15:35 PM PDT 24 Mar 26 04:18:45 PM PDT 24 3201918900 ps
T2279 /workspace/coverage/cover_reg_top/82.xbar_error_and_unmapped_addr.2118334126 Mar 26 04:27:55 PM PDT 24 Mar 26 04:28:29 PM PDT 24 778296565 ps
T2280 /workspace/coverage/cover_reg_top/2.xbar_random_large_delays.4056198282 Mar 26 04:09:16 PM PDT 24 Mar 26 04:16:24 PM PDT 24 33802716020 ps
T2281 /workspace/coverage/cover_reg_top/51.xbar_smoke_slow_rsp.301221889 Mar 26 04:23:00 PM PDT 24 Mar 26 04:24:31 PM PDT 24 5165805787 ps
T2282 /workspace/coverage/cover_reg_top/11.xbar_random_large_delays.3144725472 Mar 26 04:13:58 PM PDT 24 Mar 26 04:29:36 PM PDT 24 84700081740 ps
T2283 /workspace/coverage/cover_reg_top/91.xbar_random.1970578898 Mar 26 04:29:05 PM PDT 24 Mar 26 04:30:21 PM PDT 24 1897549109 ps
T2284 /workspace/coverage/cover_reg_top/99.xbar_same_source.1916615212 Mar 26 04:30:29 PM PDT 24 Mar 26 04:31:44 PM PDT 24 2431983733 ps
T2285 /workspace/coverage/cover_reg_top/43.xbar_error_and_unmapped_addr.2140240560 Mar 26 04:21:48 PM PDT 24 Mar 26 04:22:28 PM PDT 24 940003300 ps
T2286 /workspace/coverage/cover_reg_top/8.xbar_smoke_large_delays.744212566 Mar 26 04:12:50 PM PDT 24 Mar 26 04:14:09 PM PDT 24 7409817508 ps
T2287 /workspace/coverage/cover_reg_top/51.xbar_smoke_zero_delays.337599941 Mar 26 04:23:03 PM PDT 24 Mar 26 04:23:09 PM PDT 24 47197463 ps
T2288 /workspace/coverage/cover_reg_top/68.xbar_random.485639231 Mar 26 04:25:33 PM PDT 24 Mar 26 04:26:12 PM PDT 24 1020215356 ps
T2289 /workspace/coverage/cover_reg_top/5.xbar_stress_all_with_reset_error.4097366458 Mar 26 04:11:29 PM PDT 24 Mar 26 04:17:21 PM PDT 24 1614869010 ps
T2290 /workspace/coverage/cover_reg_top/34.xbar_error_random.118898407 Mar 26 04:20:28 PM PDT 24 Mar 26 04:20:55 PM PDT 24 656300967 ps
T2291 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_error.3673965406 Mar 26 04:22:54 PM PDT 24 Mar 26 04:26:49 PM PDT 24 2641174552 ps
T2292 /workspace/coverage/cover_reg_top/60.xbar_stress_all_with_reset_error.1544177517 Mar 26 04:24:33 PM PDT 24 Mar 26 04:31:19 PM PDT 24 3286536458 ps
T2293 /workspace/coverage/cover_reg_top/65.xbar_stress_all_with_error.715950194 Mar 26 04:25:24 PM PDT 24 Mar 26 04:27:31 PM PDT 24 1773375889 ps
T2294 /workspace/coverage/cover_reg_top/89.xbar_access_same_device.2106090719 Mar 26 04:28:56 PM PDT 24 Mar 26 04:29:13 PM PDT 24 201524411 ps
T2295 /workspace/coverage/cover_reg_top/32.xbar_smoke_large_delays.2842417247 Mar 26 04:19:53 PM PDT 24 Mar 26 04:21:12 PM PDT 24 7002397331 ps
T2296 /workspace/coverage/cover_reg_top/99.xbar_random.4090347622 Mar 26 04:30:21 PM PDT 24 Mar 26 04:31:08 PM PDT 24 598599507 ps
T2297 /workspace/coverage/cover_reg_top/57.xbar_access_same_device.3885070356 Mar 26 04:24:03 PM PDT 24 Mar 26 04:25:52 PM PDT 24 2412646038 ps
T2298 /workspace/coverage/cover_reg_top/43.xbar_access_same_device_slow_rsp.2275402687 Mar 26 04:21:48 PM PDT 24 Mar 26 04:48:00 PM PDT 24 86204027235 ps
T2299 /workspace/coverage/cover_reg_top/58.xbar_error_and_unmapped_addr.4212681109 Mar 26 04:24:14 PM PDT 24 Mar 26 04:24:34 PM PDT 24 400932468 ps
T2300 /workspace/coverage/cover_reg_top/12.xbar_unmapped_addr.563881536 Mar 26 04:14:31 PM PDT 24 Mar 26 04:14:54 PM PDT 24 177908826 ps
T2301 /workspace/coverage/cover_reg_top/34.xbar_access_same_device.2294559050 Mar 26 04:20:19 PM PDT 24 Mar 26 04:20:37 PM PDT 24 168613877 ps
T2302 /workspace/coverage/cover_reg_top/75.xbar_error_random.1032155046 Mar 26 04:26:41 PM PDT 24 Mar 26 04:28:13 PM PDT 24 2569727621 ps
T2303 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_rand_reset.1400968991 Mar 26 04:25:39 PM PDT 24 Mar 26 04:31:18 PM PDT 24 1236297887 ps
T2304 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_rand_reset.3840159399 Mar 26 04:28:23 PM PDT 24 Mar 26 04:30:48 PM PDT 24 1903659223 ps
T2305 /workspace/coverage/cover_reg_top/81.xbar_random_slow_rsp.1569336052 Mar 26 04:27:37 PM PDT 24 Mar 26 04:34:43 PM PDT 24 22987047995 ps
T2306 /workspace/coverage/cover_reg_top/55.xbar_random_slow_rsp.1580976652 Mar 26 04:23:42 PM PDT 24 Mar 26 04:41:28 PM PDT 24 59844342789 ps
T2307 /workspace/coverage/cover_reg_top/12.xbar_error_random.3827131224 Mar 26 04:14:33 PM PDT 24 Mar 26 04:15:18 PM PDT 24 1268112383 ps
T2308 /workspace/coverage/cover_reg_top/83.xbar_random.338589085 Mar 26 04:27:55 PM PDT 24 Mar 26 04:28:49 PM PDT 24 529866179 ps
T2309 /workspace/coverage/cover_reg_top/99.xbar_access_same_device_slow_rsp.3252568175 Mar 26 04:30:33 PM PDT 24 Mar 26 05:19:55 PM PDT 24 182190158263 ps
T2310 /workspace/coverage/cover_reg_top/79.xbar_unmapped_addr.2257568951 Mar 26 04:27:14 PM PDT 24 Mar 26 04:27:29 PM PDT 24 119569822 ps
T2311 /workspace/coverage/cover_reg_top/88.xbar_random.3831415059 Mar 26 04:28:52 PM PDT 24 Mar 26 04:30:26 PM PDT 24 2535819100 ps
T2312 /workspace/coverage/cover_reg_top/50.xbar_error_random.1039517423 Mar 26 04:23:06 PM PDT 24 Mar 26 04:23:31 PM PDT 24 602794690 ps
T2313 /workspace/coverage/cover_reg_top/2.chip_tl_errors.3543118953 Mar 26 04:09:03 PM PDT 24 Mar 26 04:13:36 PM PDT 24 3898966569 ps
T2314 /workspace/coverage/cover_reg_top/98.xbar_same_source.2174330666 Mar 26 04:30:19 PM PDT 24 Mar 26 04:30:50 PM PDT 24 986699758 ps
T2315 /workspace/coverage/cover_reg_top/49.xbar_smoke.3427436417 Mar 26 04:22:39 PM PDT 24 Mar 26 04:22:45 PM PDT 24 41623968 ps
T2316 /workspace/coverage/cover_reg_top/14.xbar_random_slow_rsp.374130091 Mar 26 04:15:17 PM PDT 24 Mar 26 04:25:52 PM PDT 24 35828896527 ps
T2317 /workspace/coverage/cover_reg_top/71.xbar_stress_all_with_error.3754431278 Mar 26 04:26:40 PM PDT 24 Mar 26 04:29:47 PM PDT 24 2031416043 ps
T2318 /workspace/coverage/cover_reg_top/75.xbar_random_zero_delays.2109056798 Mar 26 04:26:49 PM PDT 24 Mar 26 04:27:15 PM PDT 24 306970765 ps
T2319 /workspace/coverage/cover_reg_top/61.xbar_smoke.187247821 Mar 26 04:24:31 PM PDT 24 Mar 26 04:24:38 PM PDT 24 47485960 ps
T2320 /workspace/coverage/cover_reg_top/95.xbar_random_large_delays.1478051443 Mar 26 04:29:52 PM PDT 24 Mar 26 04:44:38 PM PDT 24 79668929438 ps
T2321 /workspace/coverage/cover_reg_top/34.xbar_stress_all_with_error.3874284963 Mar 26 04:20:22 PM PDT 24 Mar 26 04:22:32 PM PDT 24 1319713981 ps
T2322 /workspace/coverage/cover_reg_top/19.xbar_error_and_unmapped_addr.752754793 Mar 26 04:17:04 PM PDT 24 Mar 26 04:17:35 PM PDT 24 247439098 ps
T2323 /workspace/coverage/cover_reg_top/5.chip_csr_rw.1726365885 Mar 26 04:11:32 PM PDT 24 Mar 26 04:17:44 PM PDT 24 4319438145 ps
T2324 /workspace/coverage/cover_reg_top/81.xbar_random_zero_delays.1682258287 Mar 26 04:27:34 PM PDT 24 Mar 26 04:28:32 PM PDT 24 567471296 ps
T2325 /workspace/coverage/cover_reg_top/29.xbar_error_and_unmapped_addr.3937912714 Mar 26 04:19:22 PM PDT 24 Mar 26 04:19:39 PM PDT 24 383337617 ps
T2326 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_error.2409436899 Mar 26 04:30:01 PM PDT 24 Mar 26 04:30:26 PM PDT 24 748663510 ps
T2327 /workspace/coverage/cover_reg_top/57.xbar_random_large_delays.4123538240 Mar 26 04:24:11 PM PDT 24 Mar 26 04:41:57 PM PDT 24 89862020726 ps
T2328 /workspace/coverage/cover_reg_top/83.xbar_unmapped_addr.2470101497 Mar 26 04:28:05 PM PDT 24 Mar 26 04:28:29 PM PDT 24 180599520 ps
T2329 /workspace/coverage/cover_reg_top/13.xbar_stress_all.3129914370 Mar 26 04:14:53 PM PDT 24 Mar 26 04:18:49 PM PDT 24 2512676902 ps
T2330 /workspace/coverage/cover_reg_top/72.xbar_same_source.2558140437 Mar 26 04:26:49 PM PDT 24 Mar 26 04:27:13 PM PDT 24 303389114 ps
T2331 /workspace/coverage/cover_reg_top/81.xbar_smoke_slow_rsp.1657043529 Mar 26 04:27:34 PM PDT 24 Mar 26 04:29:14 PM PDT 24 5474966634 ps
T2332 /workspace/coverage/cover_reg_top/53.xbar_random_zero_delays.1924758458 Mar 26 04:23:24 PM PDT 24 Mar 26 04:23:43 PM PDT 24 156749475 ps
T2333 /workspace/coverage/cover_reg_top/44.xbar_error_random.3722684821 Mar 26 04:21:58 PM PDT 24 Mar 26 04:22:47 PM PDT 24 507328687 ps
T2334 /workspace/coverage/cover_reg_top/17.xbar_access_same_device_slow_rsp.615554209 Mar 26 04:16:17 PM PDT 24 Mar 26 04:30:23 PM PDT 24 45897243801 ps
T2335 /workspace/coverage/cover_reg_top/91.xbar_random_large_delays.2182368788 Mar 26 04:29:06 PM PDT 24 Mar 26 04:38:50 PM PDT 24 59508171217 ps
T2336 /workspace/coverage/cover_reg_top/97.xbar_access_same_device.2991055921 Mar 26 04:30:09 PM PDT 24 Mar 26 04:31:28 PM PDT 24 1886580803 ps
T2337 /workspace/coverage/cover_reg_top/37.xbar_error_and_unmapped_addr.2770734042 Mar 26 04:20:50 PM PDT 24 Mar 26 04:21:01 PM PDT 24 197549713 ps
T2338 /workspace/coverage/cover_reg_top/2.xbar_same_source.3495543588 Mar 26 04:09:29 PM PDT 24 Mar 26 04:09:57 PM PDT 24 834573296 ps
T2339 /workspace/coverage/cover_reg_top/19.xbar_smoke_slow_rsp.3668043048 Mar 26 04:16:46 PM PDT 24 Mar 26 04:18:30 PM PDT 24 5819881856 ps
T2340 /workspace/coverage/cover_reg_top/37.xbar_smoke_slow_rsp.4006918097 Mar 26 04:20:43 PM PDT 24 Mar 26 04:21:57 PM PDT 24 4244501408 ps
T2341 /workspace/coverage/cover_reg_top/82.xbar_error_random.474097898 Mar 26 04:27:56 PM PDT 24 Mar 26 04:29:21 PM PDT 24 2125180552 ps
T2342 /workspace/coverage/cover_reg_top/41.xbar_smoke_slow_rsp.3220230609 Mar 26 04:21:17 PM PDT 24 Mar 26 04:22:45 PM PDT 24 5064317115 ps
T2343 /workspace/coverage/cover_reg_top/96.xbar_smoke_large_delays.3952054835 Mar 26 04:30:04 PM PDT 24 Mar 26 04:31:45 PM PDT 24 9023792201 ps
T2344 /workspace/coverage/cover_reg_top/24.xbar_error_and_unmapped_addr.1659000026 Mar 26 04:18:27 PM PDT 24 Mar 26 04:18:42 PM PDT 24 367884792 ps
T2345 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_error.281066273 Mar 26 04:23:14 PM PDT 24 Mar 26 04:32:52 PM PDT 24 16415944617 ps
T2346 /workspace/coverage/cover_reg_top/32.xbar_smoke_slow_rsp.2996331905 Mar 26 04:19:56 PM PDT 24 Mar 26 04:21:30 PM PDT 24 5232285971 ps
T2347 /workspace/coverage/cover_reg_top/23.xbar_random_slow_rsp.206999699 Mar 26 04:17:54 PM PDT 24 Mar 26 04:28:52 PM PDT 24 34269535802 ps
T2348 /workspace/coverage/cover_reg_top/94.xbar_smoke_slow_rsp.3063898890 Mar 26 04:29:42 PM PDT 24 Mar 26 04:31:28 PM PDT 24 6294239859 ps
T2349 /workspace/coverage/cover_reg_top/92.xbar_unmapped_addr.1701163904 Mar 26 04:29:23 PM PDT 24 Mar 26 04:30:04 PM PDT 24 830443777 ps
T2350 /workspace/coverage/cover_reg_top/37.xbar_unmapped_addr.2219810182 Mar 26 04:20:49 PM PDT 24 Mar 26 04:21:13 PM PDT 24 170345749 ps
T2351 /workspace/coverage/cover_reg_top/64.xbar_smoke_zero_delays.1131612429 Mar 26 04:24:50 PM PDT 24 Mar 26 04:24:57 PM PDT 24 36255102 ps
T2352 /workspace/coverage/cover_reg_top/42.xbar_error_and_unmapped_addr.4229781562 Mar 26 04:21:38 PM PDT 24 Mar 26 04:21:57 PM PDT 24 145945177 ps
T2353 /workspace/coverage/cover_reg_top/60.xbar_random_zero_delays.1663262843 Mar 26 04:24:33 PM PDT 24 Mar 26 04:25:11 PM PDT 24 441013806 ps
T2354 /workspace/coverage/cover_reg_top/83.xbar_smoke.677794806 Mar 26 04:27:55 PM PDT 24 Mar 26 04:28:02 PM PDT 24 41830820 ps
T2355 /workspace/coverage/cover_reg_top/76.xbar_stress_all_with_error.3760058377 Mar 26 04:26:53 PM PDT 24 Mar 26 04:27:28 PM PDT 24 402442495 ps
T2356 /workspace/coverage/cover_reg_top/90.xbar_smoke.1210592430 Mar 26 04:28:55 PM PDT 24 Mar 26 04:29:04 PM PDT 24 167326395 ps
T2357 /workspace/coverage/cover_reg_top/89.xbar_stress_all.2010307342 Mar 26 04:28:55 PM PDT 24 Mar 26 04:38:39 PM PDT 24 13170103200 ps
T2358 /workspace/coverage/cover_reg_top/56.xbar_access_same_device.1108763709 Mar 26 04:23:47 PM PDT 24 Mar 26 04:24:08 PM PDT 24 370339428 ps
T2359 /workspace/coverage/cover_reg_top/57.xbar_stress_all_with_error.694350281 Mar 26 04:24:00 PM PDT 24 Mar 26 04:34:04 PM PDT 24 14642869759 ps
T2360 /workspace/coverage/cover_reg_top/13.xbar_smoke_large_delays.2057239017 Mar 26 04:14:42 PM PDT 24 Mar 26 04:16:09 PM PDT 24 7967672723 ps
T2361 /workspace/coverage/cover_reg_top/6.xbar_same_source.2306196812 Mar 26 04:11:56 PM PDT 24 Mar 26 04:12:10 PM PDT 24 328785446 ps
T2362 /workspace/coverage/cover_reg_top/86.xbar_random_large_delays.2395113391 Mar 26 04:28:22 PM PDT 24 Mar 26 04:38:15 PM PDT 24 53000891075 ps
T2363 /workspace/coverage/cover_reg_top/68.xbar_smoke_zero_delays.2393063314 Mar 26 04:25:31 PM PDT 24 Mar 26 04:25:38 PM PDT 24 49781433 ps
T2364 /workspace/coverage/cover_reg_top/5.xbar_access_same_device.1630786710 Mar 26 04:11:23 PM PDT 24 Mar 26 04:11:57 PM PDT 24 301113323 ps
T2365 /workspace/coverage/cover_reg_top/28.xbar_random.384698631 Mar 26 04:19:06 PM PDT 24 Mar 26 04:19:45 PM PDT 24 348339495 ps
T2366 /workspace/coverage/cover_reg_top/24.chip_tl_errors.4160979154 Mar 26 04:18:22 PM PDT 24 Mar 26 04:23:25 PM PDT 24 4366274015 ps
T2367 /workspace/coverage/cover_reg_top/42.xbar_stress_all_with_reset_error.534087717 Mar 26 04:21:38 PM PDT 24 Mar 26 04:22:13 PM PDT 24 93272410 ps
T2368 /workspace/coverage/cover_reg_top/54.xbar_random_large_delays.236697552 Mar 26 04:23:37 PM PDT 24 Mar 26 04:29:02 PM PDT 24 29856316164 ps
T2369 /workspace/coverage/cover_reg_top/42.xbar_smoke.3904353530 Mar 26 04:21:31 PM PDT 24 Mar 26 04:21:40 PM PDT 24 54353579 ps
T2370 /workspace/coverage/cover_reg_top/9.xbar_access_same_device.2405690946 Mar 26 04:13:22 PM PDT 24 Mar 26 04:13:32 PM PDT 24 137577042 ps
T2371 /workspace/coverage/cover_reg_top/36.xbar_unmapped_addr.876895140 Mar 26 04:20:43 PM PDT 24 Mar 26 04:20:52 PM PDT 24 46804721 ps
T2372 /workspace/coverage/cover_reg_top/86.xbar_access_same_device_slow_rsp.1491742132 Mar 26 04:28:28 PM PDT 24 Mar 26 04:46:41 PM PDT 24 62837761684 ps
T2373 /workspace/coverage/cover_reg_top/46.xbar_random_slow_rsp.3434528625 Mar 26 04:22:20 PM PDT 24 Mar 26 04:33:07 PM PDT 24 34432646129 ps
T2374 /workspace/coverage/cover_reg_top/40.xbar_unmapped_addr.2612980984 Mar 26 04:21:18 PM PDT 24 Mar 26 04:21:36 PM PDT 24 136833572 ps
T2375 /workspace/coverage/cover_reg_top/16.chip_same_csr_outstanding.2535772040 Mar 26 04:15:49 PM PDT 24 Mar 26 05:08:49 PM PDT 24 29996620744 ps
T2376 /workspace/coverage/cover_reg_top/21.xbar_random_slow_rsp.4219164838 Mar 26 04:17:24 PM PDT 24 Mar 26 04:26:40 PM PDT 24 31018884345 ps
T2377 /workspace/coverage/cover_reg_top/48.xbar_random.1960796528 Mar 26 04:22:33 PM PDT 24 Mar 26 04:23:11 PM PDT 24 408197633 ps
T2378 /workspace/coverage/cover_reg_top/16.xbar_unmapped_addr.2516170998 Mar 26 04:16:05 PM PDT 24 Mar 26 04:16:51 PM PDT 24 1171946730 ps
T2379 /workspace/coverage/cover_reg_top/42.xbar_stress_all_with_error.4010176154 Mar 26 04:21:38 PM PDT 24 Mar 26 04:22:00 PM PDT 24 199812048 ps
T2380 /workspace/coverage/cover_reg_top/9.xbar_stress_all_with_reset_error.3759152192 Mar 26 04:13:33 PM PDT 24 Mar 26 04:14:24 PM PDT 24 185327771 ps
T2381 /workspace/coverage/cover_reg_top/61.xbar_smoke_slow_rsp.3247117997 Mar 26 04:24:34 PM PDT 24 Mar 26 04:26:12 PM PDT 24 5416379502 ps
T2382 /workspace/coverage/cover_reg_top/94.xbar_error_random.1990852160 Mar 26 04:29:44 PM PDT 24 Mar 26 04:30:37 PM PDT 24 585532876 ps
T2383 /workspace/coverage/cover_reg_top/6.xbar_random_zero_delays.2233989885 Mar 26 04:11:56 PM PDT 24 Mar 26 04:12:35 PM PDT 24 401157181 ps
T2384 /workspace/coverage/cover_reg_top/60.xbar_error_random.224210793 Mar 26 04:24:37 PM PDT 24 Mar 26 04:25:19 PM PDT 24 496104153 ps
T2385 /workspace/coverage/cover_reg_top/97.xbar_random_zero_delays.2163902733 Mar 26 04:30:10 PM PDT 24 Mar 26 04:30:31 PM PDT 24 182627624 ps
T2386 /workspace/coverage/cover_reg_top/31.xbar_stress_all_with_error.2285612768 Mar 26 04:19:42 PM PDT 24 Mar 26 04:20:41 PM PDT 24 529317417 ps
T2387 /workspace/coverage/cover_reg_top/9.xbar_random_slow_rsp.3946387851 Mar 26 04:13:31 PM PDT 24 Mar 26 04:19:35 PM PDT 24 19725781283 ps
T2388 /workspace/coverage/cover_reg_top/15.xbar_stress_all.409547903 Mar 26 04:15:40 PM PDT 24 Mar 26 04:19:39 PM PDT 24 2496016572 ps
T2389 /workspace/coverage/cover_reg_top/71.xbar_random_zero_delays.2442267696 Mar 26 04:26:29 PM PDT 24 Mar 26 04:27:14 PM PDT 24 439266690 ps
T2390 /workspace/coverage/cover_reg_top/49.xbar_smoke_zero_delays.372382516 Mar 26 04:22:39 PM PDT 24 Mar 26 04:22:46 PM PDT 24 50632889 ps
T2391 /workspace/coverage/cover_reg_top/66.xbar_error_and_unmapped_addr.1995609122 Mar 26 04:25:24 PM PDT 24 Mar 26 04:25:46 PM PDT 24 580320569 ps
T2392 /workspace/coverage/cover_reg_top/99.xbar_smoke.3459075609 Mar 26 04:30:23 PM PDT 24 Mar 26 04:30:30 PM PDT 24 45390318 ps
T2393 /workspace/coverage/cover_reg_top/42.xbar_stress_all_with_rand_reset.1086852220 Mar 26 04:21:42 PM PDT 24 Mar 26 04:26:56 PM PDT 24 821359196 ps
T2394 /workspace/coverage/cover_reg_top/70.xbar_same_source.350394840 Mar 26 04:25:44 PM PDT 24 Mar 26 04:26:29 PM PDT 24 1247369332 ps
T2395 /workspace/coverage/cover_reg_top/75.xbar_random.3689877946 Mar 26 04:26:45 PM PDT 24 Mar 26 04:27:49 PM PDT 24 1541371158 ps
T2396 /workspace/coverage/cover_reg_top/59.xbar_unmapped_addr.992439634 Mar 26 04:24:18 PM PDT 24 Mar 26 04:24:24 PM PDT 24 20456586 ps
T2397 /workspace/coverage/cover_reg_top/47.xbar_error_random.524244760 Mar 26 04:22:29 PM PDT 24 Mar 26 04:23:08 PM PDT 24 389457802 ps
T2398 /workspace/coverage/cover_reg_top/39.xbar_access_same_device_slow_rsp.2354681541 Mar 26 04:20:59 PM PDT 24 Mar 26 04:46:49 PM PDT 24 91436493739 ps
T2399 /workspace/coverage/cover_reg_top/66.xbar_stress_all_with_error.1215848905 Mar 26 04:25:18 PM PDT 24 Mar 26 04:31:04 PM PDT 24 3913290365 ps
T2400 /workspace/coverage/cover_reg_top/68.xbar_access_same_device.177398781 Mar 26 04:25:33 PM PDT 24 Mar 26 04:26:40 PM PDT 24 1350233382 ps
T2401 /workspace/coverage/cover_reg_top/73.xbar_smoke.550164317 Mar 26 04:26:51 PM PDT 24 Mar 26 04:27:01 PM PDT 24 198615078 ps
T2402 /workspace/coverage/cover_reg_top/40.xbar_random.712625359 Mar 26 04:21:09 PM PDT 24 Mar 26 04:21:18 PM PDT 24 133130525 ps
T2403 /workspace/coverage/cover_reg_top/80.xbar_random_zero_delays.3877431513 Mar 26 04:27:23 PM PDT 24 Mar 26 04:28:23 PM PDT 24 589637759 ps
T2404 /workspace/coverage/cover_reg_top/44.xbar_random.2145609153 Mar 26 04:21:58 PM PDT 24 Mar 26 04:22:32 PM PDT 24 806094714 ps
T2405 /workspace/coverage/cover_reg_top/54.xbar_same_source.2829214348 Mar 26 04:23:34 PM PDT 24 Mar 26 04:24:15 PM PDT 24 510568210 ps
T2406 /workspace/coverage/cover_reg_top/63.xbar_unmapped_addr.3867127424 Mar 26 04:24:54 PM PDT 24 Mar 26 04:25:46 PM PDT 24 1116047784 ps
T2407 /workspace/coverage/cover_reg_top/61.xbar_random.626034904 Mar 26 04:24:34 PM PDT 24 Mar 26 04:24:58 PM PDT 24 245468660 ps
T2408 /workspace/coverage/cover_reg_top/78.xbar_error_and_unmapped_addr.1290001268 Mar 26 04:27:11 PM PDT 24 Mar 26 04:27:25 PM PDT 24 252935168 ps
T2409 /workspace/coverage/cover_reg_top/46.xbar_random_large_delays.4052737147 Mar 26 04:22:18 PM PDT 24 Mar 26 04:34:24 PM PDT 24 61945782301 ps
T2410 /workspace/coverage/cover_reg_top/87.xbar_stress_all.1246882048 Mar 26 04:28:52 PM PDT 24 Mar 26 04:37:02 PM PDT 24 12940844777 ps
T2411 /workspace/coverage/cover_reg_top/73.xbar_random_large_delays.669614662 Mar 26 04:26:45 PM PDT 24 Mar 26 04:38:28 PM PDT 24 70843414511 ps
T2412 /workspace/coverage/cover_reg_top/4.chip_csr_aliasing.293066714 Mar 26 04:10:34 PM PDT 24 Mar 26 06:08:11 PM PDT 24 50636692486 ps
T2413 /workspace/coverage/cover_reg_top/55.xbar_access_same_device_slow_rsp.229921307 Mar 26 04:23:39 PM PDT 24 Mar 26 05:02:17 PM PDT 24 129519054517 ps
T2414 /workspace/coverage/cover_reg_top/38.xbar_error_random.4282953942 Mar 26 04:20:49 PM PDT 24 Mar 26 04:21:11 PM PDT 24 220676058 ps
T2415 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_reset_error.3985536753 Mar 26 04:28:23 PM PDT 24 Mar 26 04:29:51 PM PDT 24 294498904 ps
T2416 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_rand_reset.4090597319 Mar 26 04:15:15 PM PDT 24 Mar 26 04:15:35 PM PDT 24 10418756 ps
T2417 /workspace/coverage/cover_reg_top/99.xbar_stress_all_with_reset_error.503467555 Mar 26 04:30:34 PM PDT 24 Mar 26 04:31:23 PM PDT 24 252932681 ps
T2418 /workspace/coverage/cover_reg_top/69.xbar_random_slow_rsp.648173383 Mar 26 04:25:35 PM PDT 24 Mar 26 04:38:30 PM PDT 24 42692683570 ps
T2419 /workspace/coverage/cover_reg_top/16.xbar_smoke_zero_delays.937529783 Mar 26 04:15:50 PM PDT 24 Mar 26 04:15:58 PM PDT 24 59330674 ps
T2420 /workspace/coverage/cover_reg_top/62.xbar_stress_all_with_error.833753807 Mar 26 04:24:41 PM PDT 24 Mar 26 04:26:58 PM PDT 24 1736889906 ps
T2421 /workspace/coverage/cover_reg_top/93.xbar_smoke_large_delays.1910297489 Mar 26 04:29:42 PM PDT 24 Mar 26 04:31:10 PM PDT 24 8490002044 ps
T2422 /workspace/coverage/cover_reg_top/1.xbar_error_random.205093232 Mar 26 04:08:27 PM PDT 24 Mar 26 04:09:17 PM PDT 24 426147520 ps
T2423 /workspace/coverage/cover_reg_top/91.xbar_smoke.1716745641 Mar 26 04:29:07 PM PDT 24 Mar 26 04:29:13 PM PDT 24 50229159 ps
T2424 /workspace/coverage/cover_reg_top/50.xbar_smoke.2535389039 Mar 26 04:22:51 PM PDT 24 Mar 26 04:22:57 PM PDT 24 45884671 ps
T2425 /workspace/coverage/cover_reg_top/53.xbar_random_large_delays.4145443757 Mar 26 04:23:24 PM PDT 24 Mar 26 04:34:26 PM PDT 24 61674766330 ps
T2426 /workspace/coverage/cover_reg_top/55.xbar_random.533055666 Mar 26 04:23:47 PM PDT 24 Mar 26 04:25:11 PM PDT 24 2182910496 ps
T2427 /workspace/coverage/cover_reg_top/31.xbar_access_same_device_slow_rsp.3563420788 Mar 26 04:19:43 PM PDT 24 Mar 26 04:27:30 PM PDT 24 27224822791 ps
T2428 /workspace/coverage/cover_reg_top/44.xbar_smoke_large_delays.3928998215 Mar 26 04:21:58 PM PDT 24 Mar 26 04:23:37 PM PDT 24 8830038182 ps
T2429 /workspace/coverage/cover_reg_top/0.chip_csr_aliasing.4246914584 Mar 26 04:06:47 PM PDT 24 Mar 26 06:26:49 PM PDT 24 51576334098 ps
T2430 /workspace/coverage/cover_reg_top/15.xbar_stress_all_with_error.4007451512 Mar 26 04:15:38 PM PDT 24 Mar 26 04:18:37 PM PDT 24 4584227976 ps
T2431 /workspace/coverage/cover_reg_top/75.xbar_stress_all_with_error.3670910200 Mar 26 04:26:44 PM PDT 24 Mar 26 04:28:57 PM PDT 24 1638230383 ps
T2432 /workspace/coverage/cover_reg_top/58.xbar_stress_all_with_rand_reset.3862310727 Mar 26 04:24:09 PM PDT 24 Mar 26 04:30:00 PM PDT 24 3329544728 ps
T2433 /workspace/coverage/cover_reg_top/48.xbar_access_same_device_slow_rsp.221908759 Mar 26 04:22:33 PM PDT 24 Mar 26 04:23:19 PM PDT 24 2610661075 ps
T2434 /workspace/coverage/cover_reg_top/84.xbar_access_same_device.2778843526 Mar 26 04:28:04 PM PDT 24 Mar 26 04:28:42 PM PDT 24 802691671 ps
T2435 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_rand_reset.2398215604 Mar 26 04:27:16 PM PDT 24 Mar 26 04:30:31 PM PDT 24 719435180 ps
T2436 /workspace/coverage/cover_reg_top/52.xbar_access_same_device_slow_rsp.2725939714 Mar 26 04:23:12 PM PDT 24 Mar 26 04:31:19 PM PDT 24 29415853031 ps
T2437 /workspace/coverage/cover_reg_top/40.xbar_random_zero_delays.901462852 Mar 26 04:21:09 PM PDT 24 Mar 26 04:22:01 PM PDT 24 557888821 ps
T2438 /workspace/coverage/cover_reg_top/87.xbar_random_zero_delays.718363346 Mar 26 04:28:36 PM PDT 24 Mar 26 04:29:05 PM PDT 24 298402178 ps
T2439 /workspace/coverage/cover_reg_top/20.xbar_stress_all.4003730085 Mar 26 04:17:16 PM PDT 24 Mar 26 04:21:13 PM PDT 24 5723410001 ps
T2440 /workspace/coverage/cover_reg_top/41.xbar_stress_all_with_rand_reset.68968876 Mar 26 04:21:30 PM PDT 24 Mar 26 04:21:34 PM PDT 24 7712166 ps
T2441 /workspace/coverage/cover_reg_top/21.xbar_smoke_zero_delays.2300054985 Mar 26 04:17:14 PM PDT 24 Mar 26 04:17:22 PM PDT 24 52400572 ps
T2442 /workspace/coverage/cover_reg_top/83.xbar_random_large_delays.3257674254 Mar 26 04:27:55 PM PDT 24 Mar 26 04:34:16 PM PDT 24 33231451797 ps
T2443 /workspace/coverage/cover_reg_top/90.xbar_smoke_large_delays.1698345146 Mar 26 04:28:55 PM PDT 24 Mar 26 04:30:12 PM PDT 24 7634089910 ps
T2444 /workspace/coverage/cover_reg_top/82.xbar_stress_all_with_error.703435229 Mar 26 04:27:56 PM PDT 24 Mar 26 04:28:19 PM PDT 24 236874026 ps
T2445 /workspace/coverage/cover_reg_top/33.xbar_random_large_delays.2690705896 Mar 26 04:20:02 PM PDT 24 Mar 26 04:28:57 PM PDT 24 46895005403 ps
T2446 /workspace/coverage/cover_reg_top/60.xbar_stress_all_with_rand_reset.1919512036 Mar 26 04:24:29 PM PDT 24 Mar 26 04:25:27 PM PDT 24 154837977 ps
T2447 /workspace/coverage/cover_reg_top/16.xbar_error_random.1803611986 Mar 26 04:15:51 PM PDT 24 Mar 26 04:17:38 PM PDT 24 2459220725 ps
T2448 /workspace/coverage/cover_reg_top/18.xbar_smoke_slow_rsp.2009867797 Mar 26 04:16:27 PM PDT 24 Mar 26 04:18:22 PM PDT 24 6538654759 ps
T2449 /workspace/coverage/cover_reg_top/69.xbar_smoke_zero_delays.2370822326 Mar 26 04:25:35 PM PDT 24 Mar 26 04:25:42 PM PDT 24 43194989 ps
T2450 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_reset_error.4195493047 Mar 26 04:19:21 PM PDT 24 Mar 26 04:20:21 PM PDT 24 190052524 ps
T2451 /workspace/coverage/cover_reg_top/47.xbar_same_source.503359364 Mar 26 04:22:29 PM PDT 24 Mar 26 04:22:51 PM PDT 24 599361275 ps
T2452 /workspace/coverage/cover_reg_top/30.xbar_smoke.1635383205 Mar 26 04:19:25 PM PDT 24 Mar 26 04:19:34 PM PDT 24 184357550 ps
T2453 /workspace/coverage/cover_reg_top/42.xbar_smoke_slow_rsp.1148937365 Mar 26 04:21:29 PM PDT 24 Mar 26 04:23:05 PM PDT 24 4976180330 ps
T2454 /workspace/coverage/cover_reg_top/63.xbar_stress_all.1271391467 Mar 26 04:24:54 PM PDT 24 Mar 26 04:27:39 PM PDT 24 4151074712 ps
T2455 /workspace/coverage/cover_reg_top/5.xbar_smoke_zero_delays.3664263157 Mar 26 04:11:19 PM PDT 24 Mar 26 04:11:26 PM PDT 24 47695334 ps
T2456 /workspace/coverage/cover_reg_top/6.xbar_access_same_device.2120254011 Mar 26 04:11:57 PM PDT 24 Mar 26 04:14:43 PM PDT 24 3659540258 ps
T2457 /workspace/coverage/cover_reg_top/47.xbar_smoke_large_delays.1824762950 Mar 26 04:22:19 PM PDT 24 Mar 26 04:23:56 PM PDT 24 9181077139 ps
T2458 /workspace/coverage/cover_reg_top/4.chip_csr_bit_bash.3820898472 Mar 26 04:10:29 PM PDT 24 Mar 26 04:15:16 PM PDT 24 3631199500 ps
T2459 /workspace/coverage/cover_reg_top/10.xbar_random_large_delays.507972930 Mar 26 04:13:46 PM PDT 24 Mar 26 04:19:28 PM PDT 24 28208872512 ps
T2460 /workspace/coverage/cover_reg_top/27.xbar_stress_all_with_reset_error.3325038112 Mar 26 04:19:05 PM PDT 24 Mar 26 04:25:03 PM PDT 24 7572648515 ps
T2461 /workspace/coverage/cover_reg_top/28.xbar_random_large_delays.1886552966 Mar 26 04:19:05 PM PDT 24 Mar 26 04:26:29 PM PDT 24 44456175993 ps
T2462 /workspace/coverage/cover_reg_top/49.xbar_error_and_unmapped_addr.214048480 Mar 26 04:22:48 PM PDT 24 Mar 26 04:23:38 PM PDT 24 1063940779 ps
T2463 /workspace/coverage/cover_reg_top/27.xbar_unmapped_addr.4108595409 Mar 26 04:18:54 PM PDT 24 Mar 26 04:19:12 PM PDT 24 347260786 ps
T2464 /workspace/coverage/cover_reg_top/43.xbar_random_large_delays.3004955079 Mar 26 04:21:46 PM PDT 24 Mar 26 04:42:43 PM PDT 24 116012653511 ps
T2465 /workspace/coverage/cover_reg_top/19.xbar_stress_all_with_reset_error.2043903255 Mar 26 04:17:05 PM PDT 24 Mar 26 04:30:30 PM PDT 24 6883999813 ps
T2466 /workspace/coverage/cover_reg_top/82.xbar_unmapped_addr.3026427670 Mar 26 04:27:56 PM PDT 24 Mar 26 04:28:33 PM PDT 24 810689565 ps
T2467 /workspace/coverage/cover_reg_top/91.xbar_stress_all_with_error.3290334860 Mar 26 04:29:23 PM PDT 24 Mar 26 04:31:37 PM PDT 24 1800958065 ps
T2468 /workspace/coverage/cover_reg_top/21.xbar_random.1762830532 Mar 26 04:17:15 PM PDT 24 Mar 26 04:17:59 PM PDT 24 1066937773 ps
T2469 /workspace/coverage/cover_reg_top/60.xbar_smoke_large_delays.389423095 Mar 26 04:24:20 PM PDT 24 Mar 26 04:25:23 PM PDT 24 5580188495 ps
T2470 /workspace/coverage/cover_reg_top/82.xbar_access_same_device.3394888797 Mar 26 04:27:45 PM PDT 24 Mar 26 04:27:53 PM PDT 24 77018981 ps
T2471 /workspace/coverage/cover_reg_top/9.xbar_same_source.1952022988 Mar 26 04:13:23 PM PDT 24 Mar 26 04:14:50 PM PDT 24 2644617493 ps
T2472 /workspace/coverage/cover_reg_top/23.xbar_stress_all_with_reset_error.3171604571 Mar 26 04:18:15 PM PDT 24 Mar 26 04:27:07 PM PDT 24 10190441143 ps
T369 /workspace/coverage/cover_reg_top/11.chip_same_csr_outstanding.625285552 Mar 26 04:13:58 PM PDT 24 Mar 26 04:43:56 PM PDT 24 14000425666 ps
T2473 /workspace/coverage/cover_reg_top/31.xbar_smoke_large_delays.1214864148 Mar 26 04:19:34 PM PDT 24 Mar 26 04:20:52 PM PDT 24 6876539441 ps
T2474 /workspace/coverage/cover_reg_top/87.xbar_smoke.109124002 Mar 26 04:28:35 PM PDT 24 Mar 26 04:28:45 PM PDT 24 241349378 ps
T2475 /workspace/coverage/cover_reg_top/27.xbar_random.3553636984 Mar 26 04:18:58 PM PDT 24 Mar 26 04:19:34 PM PDT 24 1007377403 ps
T2476 /workspace/coverage/cover_reg_top/8.xbar_stress_all.4129018833 Mar 26 04:12:57 PM PDT 24 Mar 26 04:19:33 PM PDT 24 12184902581 ps
T2477 /workspace/coverage/cover_reg_top/42.xbar_same_source.2318138673 Mar 26 04:21:38 PM PDT 24 Mar 26 04:22:02 PM PDT 24 689867206 ps
T2478 /workspace/coverage/cover_reg_top/48.xbar_access_same_device.3866205113 Mar 26 04:22:33 PM PDT 24 Mar 26 04:24:20 PM PDT 24 2375122660 ps
T2479 /workspace/coverage/cover_reg_top/88.xbar_random_zero_delays.35625979 Mar 26 04:28:48 PM PDT 24 Mar 26 04:28:56 PM PDT 24 57991924 ps
T2480 /workspace/coverage/cover_reg_top/97.xbar_random.3764314734 Mar 26 04:30:11 PM PDT 24 Mar 26 04:31:30 PM PDT 24 1886882668 ps
T2481 /workspace/coverage/cover_reg_top/78.xbar_access_same_device.3825907795 Mar 26 04:27:05 PM PDT 24 Mar 26 04:28:07 PM PDT 24 753158884 ps
T2482 /workspace/coverage/cover_reg_top/87.xbar_access_same_device_slow_rsp.1594202392 Mar 26 04:28:37 PM PDT 24 Mar 26 04:51:32 PM PDT 24 80044370311 ps
T2483 /workspace/coverage/cover_reg_top/67.xbar_stress_all_with_reset_error.923864342 Mar 26 04:25:30 PM PDT 24 Mar 26 04:28:16 PM PDT 24 624475483 ps
T2484 /workspace/coverage/cover_reg_top/70.xbar_stress_all_with_reset_error.2660753094 Mar 26 04:26:24 PM PDT 24 Mar 26 04:35:29 PM PDT 24 3213649601 ps
T2485 /workspace/coverage/cover_reg_top/26.chip_tl_errors.3105369887 Mar 26 04:18:41 PM PDT 24 Mar 26 04:22:28 PM PDT 24 3565741656 ps
T2486 /workspace/coverage/cover_reg_top/45.xbar_random_slow_rsp.3452166793 Mar 26 04:22:08 PM PDT 24 Mar 26 04:29:20 PM PDT 24 24843610831 ps
T2487 /workspace/coverage/cover_reg_top/74.xbar_error_and_unmapped_addr.134597167 Mar 26 04:26:47 PM PDT 24 Mar 26 04:27:36 PM PDT 24 1164037332 ps
T2488 /workspace/coverage/cover_reg_top/77.xbar_random_large_delays.3098490833 Mar 26 04:26:58 PM PDT 24 Mar 26 04:38:51 PM PDT 24 65994172118 ps
T2489 /workspace/coverage/cover_reg_top/87.xbar_smoke_zero_delays.2136690255 Mar 26 04:28:36 PM PDT 24 Mar 26 04:28:42 PM PDT 24 44697940 ps
T2490 /workspace/coverage/cover_reg_top/64.xbar_stress_all_with_reset_error.3598113353 Mar 26 04:25:04 PM PDT 24 Mar 26 04:26:50 PM PDT 24 238490820 ps
T2491 /workspace/coverage/cover_reg_top/19.xbar_stress_all.103781758 Mar 26 04:16:54 PM PDT 24 Mar 26 04:19:48 PM PDT 24 1484904337 ps
T2492 /workspace/coverage/cover_reg_top/1.xbar_random_slow_rsp.3696632810 Mar 26 04:08:08 PM PDT 24 Mar 26 04:14:22 PM PDT 24 21441290664 ps
T2493 /workspace/coverage/cover_reg_top/0.chip_csr_bit_bash.1903940245 Mar 26 04:06:45 PM PDT 24 Mar 26 04:12:04 PM PDT 24 2982484133 ps
T2494 /workspace/coverage/cover_reg_top/13.xbar_random_zero_delays.1881245868 Mar 26 04:14:55 PM PDT 24 Mar 26 04:15:58 PM PDT 24 660830005 ps
T366 /workspace/coverage/cover_reg_top/10.chip_same_csr_outstanding.2252446191 Mar 26 04:13:34 PM PDT 24 Mar 26 04:44:44 PM PDT 24 16538148440 ps
T2495 /workspace/coverage/cover_reg_top/10.xbar_error_and_unmapped_addr.2956063908 Mar 26 04:13:46 PM PDT 24 Mar 26 04:14:10 PM PDT 24 189247858 ps
T2496 /workspace/coverage/cover_reg_top/76.xbar_random_large_delays.2305245958 Mar 26 04:26:51 PM PDT 24 Mar 26 04:33:00 PM PDT 24 34621377085 ps
T2497 /workspace/coverage/cover_reg_top/31.xbar_unmapped_addr.2458553888 Mar 26 04:19:43 PM PDT 24 Mar 26 04:19:56 PM PDT 24 232331661 ps
T2498 /workspace/coverage/cover_reg_top/44.xbar_random_zero_delays.2806783715 Mar 26 04:21:56 PM PDT 24 Mar 26 04:22:18 PM PDT 24 195496941 ps
T2499 /workspace/coverage/cover_reg_top/27.xbar_random_zero_delays.195989487 Mar 26 04:18:57 PM PDT 24 Mar 26 04:19:28 PM PDT 24 329004997 ps
T2500 /workspace/coverage/cover_reg_top/71.xbar_smoke_large_delays.2080946524 Mar 26 04:26:35 PM PDT 24 Mar 26 04:28:05 PM PDT 24 8358505124 ps
T2501 /workspace/coverage/cover_reg_top/20.xbar_stress_all_with_error.1008248594 Mar 26 04:17:20 PM PDT 24 Mar 26 04:28:38 PM PDT 24 16910879179 ps
T2502 /workspace/coverage/cover_reg_top/14.xbar_unmapped_addr.3287035829 Mar 26 04:15:19 PM PDT 24 Mar 26 04:15:39 PM PDT 24 399864087 ps
T2503 /workspace/coverage/cover_reg_top/90.xbar_random_large_delays.3506413175 Mar 26 04:29:07 PM PDT 24 Mar 26 04:31:28 PM PDT 24 12837209448 ps
T2504 /workspace/coverage/cover_reg_top/2.xbar_random.1662889387 Mar 26 04:09:11 PM PDT 24 Mar 26 04:09:59 PM PDT 24 450053699 ps
T2505 /workspace/coverage/cover_reg_top/81.xbar_stress_all.2736717867 Mar 26 04:27:37 PM PDT 24 Mar 26 04:30:56 PM PDT 24 2007694540 ps
T2506 /workspace/coverage/cover_reg_top/54.xbar_random_slow_rsp.4147191297 Mar 26 04:23:32 PM PDT 24 Mar 26 04:37:24 PM PDT 24 46179348841 ps
T2507 /workspace/coverage/cover_reg_top/59.xbar_random_large_delays.2200482226 Mar 26 04:24:21 PM PDT 24 Mar 26 04:39:24 PM PDT 24 81734802964 ps
T2508 /workspace/coverage/cover_reg_top/18.xbar_random_large_delays.2265208400 Mar 26 04:16:27 PM PDT 24 Mar 26 04:33:29 PM PDT 24 85321454407 ps
T2509 /workspace/coverage/cover_reg_top/86.xbar_stress_all_with_reset_error.3254412332 Mar 26 04:28:37 PM PDT 24 Mar 26 04:32:50 PM PDT 24 3160847000 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%