Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.00 95.37 93.66 95.41 94.47 97.53 99.54


Total test records in report: 2932
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html | tests61.html | tests62.html
T1809 /workspace/coverage/cover_reg_top/0.chip_prim_tl_access.3157623806 Jul 24 07:32:26 PM PDT 24 Jul 24 07:38:29 PM PDT 24 7281211718 ps
T618 /workspace/coverage/cover_reg_top/29.chip_tl_errors.513717004 Jul 24 07:38:12 PM PDT 24 Jul 24 07:43:44 PM PDT 24 4356454520 ps
T1810 /workspace/coverage/cover_reg_top/4.chip_csr_mem_rw_with_rand_reset.307927060 Jul 24 07:33:29 PM PDT 24 Jul 24 07:41:11 PM PDT 24 7250973320 ps
T1811 /workspace/coverage/cover_reg_top/63.xbar_random_large_delays.2023041129 Jul 24 07:43:41 PM PDT 24 Jul 24 08:00:59 PM PDT 24 95057197569 ps
T1812 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_rand_reset.2894304885 Jul 24 07:42:33 PM PDT 24 Jul 24 07:45:31 PM PDT 24 355232848 ps
T1813 /workspace/coverage/cover_reg_top/48.xbar_random_slow_rsp.189286887 Jul 24 07:41:40 PM PDT 24 Jul 24 07:42:37 PM PDT 24 3533239329 ps
T738 /workspace/coverage/cover_reg_top/91.xbar_random_large_delays.1062280834 Jul 24 07:47:37 PM PDT 24 Jul 24 07:54:54 PM PDT 24 43417524834 ps
T1814 /workspace/coverage/cover_reg_top/13.xbar_smoke_large_delays.896071379 Jul 24 07:34:38 PM PDT 24 Jul 24 07:36:19 PM PDT 24 9150322631 ps
T1815 /workspace/coverage/cover_reg_top/42.xbar_same_source.4081085238 Jul 24 07:40:15 PM PDT 24 Jul 24 07:41:18 PM PDT 24 2051288685 ps
T1816 /workspace/coverage/cover_reg_top/83.xbar_stress_all.1689999259 Jul 24 07:46:29 PM PDT 24 Jul 24 07:51:35 PM PDT 24 7805762188 ps
T1817 /workspace/coverage/cover_reg_top/5.chip_csr_rw.367483914 Jul 24 07:33:40 PM PDT 24 Jul 24 07:43:02 PM PDT 24 6280219447 ps
T1818 /workspace/coverage/cover_reg_top/24.xbar_random_large_delays.1150622075 Jul 24 07:37:36 PM PDT 24 Jul 24 07:54:38 PM PDT 24 94437480743 ps
T1819 /workspace/coverage/cover_reg_top/28.xbar_unmapped_addr.4017401713 Jul 24 07:38:08 PM PDT 24 Jul 24 07:38:17 PM PDT 24 147854257 ps
T1820 /workspace/coverage/cover_reg_top/9.xbar_stress_all_with_reset_error.4106584929 Jul 24 07:34:07 PM PDT 24 Jul 24 07:45:27 PM PDT 24 15535440814 ps
T1821 /workspace/coverage/cover_reg_top/91.xbar_smoke.2292791280 Jul 24 07:47:28 PM PDT 24 Jul 24 07:47:34 PM PDT 24 45249540 ps
T1822 /workspace/coverage/cover_reg_top/42.xbar_smoke_zero_delays.1887364721 Jul 24 07:40:14 PM PDT 24 Jul 24 07:40:22 PM PDT 24 55827217 ps
T1823 /workspace/coverage/cover_reg_top/6.xbar_random.664777823 Jul 24 07:33:30 PM PDT 24 Jul 24 07:35:04 PM PDT 24 2546686961 ps
T524 /workspace/coverage/cover_reg_top/24.xbar_random_zero_delays.2086255756 Jul 24 07:37:37 PM PDT 24 Jul 24 07:38:24 PM PDT 24 514208667 ps
T1824 /workspace/coverage/cover_reg_top/36.xbar_error_random.1491673762 Jul 24 07:39:29 PM PDT 24 Jul 24 07:39:58 PM PDT 24 773230751 ps
T1825 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_reset_error.782094678 Jul 24 07:41:36 PM PDT 24 Jul 24 07:41:54 PM PDT 24 90871352 ps
T1826 /workspace/coverage/cover_reg_top/69.xbar_smoke_zero_delays.276228401 Jul 24 07:44:25 PM PDT 24 Jul 24 07:44:32 PM PDT 24 49078877 ps
T1827 /workspace/coverage/cover_reg_top/88.xbar_stress_all.760617266 Jul 24 07:47:20 PM PDT 24 Jul 24 07:50:49 PM PDT 24 2718283857 ps
T1828 /workspace/coverage/cover_reg_top/5.chip_csr_mem_rw_with_rand_reset.3189131211 Jul 24 07:33:28 PM PDT 24 Jul 24 07:41:23 PM PDT 24 7167187900 ps
T1829 /workspace/coverage/cover_reg_top/39.xbar_random_slow_rsp.1311477960 Jul 24 07:39:48 PM PDT 24 Jul 24 07:47:31 PM PDT 24 25650222953 ps
T1830 /workspace/coverage/cover_reg_top/68.xbar_smoke.3581360043 Jul 24 07:44:20 PM PDT 24 Jul 24 07:44:26 PM PDT 24 41167819 ps
T1831 /workspace/coverage/cover_reg_top/6.xbar_smoke_zero_delays.3897035550 Jul 24 07:33:41 PM PDT 24 Jul 24 07:33:47 PM PDT 24 34083116 ps
T1832 /workspace/coverage/cover_reg_top/46.xbar_random_zero_delays.613921313 Jul 24 07:41:19 PM PDT 24 Jul 24 07:41:25 PM PDT 24 40617704 ps
T1833 /workspace/coverage/cover_reg_top/86.xbar_smoke_zero_delays.2993720511 Jul 24 07:46:47 PM PDT 24 Jul 24 07:46:54 PM PDT 24 45413947 ps
T1834 /workspace/coverage/cover_reg_top/2.xbar_same_source.1259718227 Jul 24 07:32:49 PM PDT 24 Jul 24 07:32:58 PM PDT 24 206183735 ps
T1835 /workspace/coverage/cover_reg_top/30.xbar_same_source.1478846791 Jul 24 07:38:16 PM PDT 24 Jul 24 07:38:29 PM PDT 24 400810445 ps
T1836 /workspace/coverage/cover_reg_top/90.xbar_random_large_delays.2798034660 Jul 24 07:47:31 PM PDT 24 Jul 24 07:58:13 PM PDT 24 59355517816 ps
T1837 /workspace/coverage/cover_reg_top/72.xbar_smoke.1700171268 Jul 24 07:44:59 PM PDT 24 Jul 24 07:45:06 PM PDT 24 162461625 ps
T1838 /workspace/coverage/cover_reg_top/15.xbar_same_source.3902690157 Jul 24 07:35:09 PM PDT 24 Jul 24 07:36:06 PM PDT 24 1905761641 ps
T1839 /workspace/coverage/cover_reg_top/72.xbar_smoke_large_delays.1224341516 Jul 24 07:45:04 PM PDT 24 Jul 24 07:46:28 PM PDT 24 8162993316 ps
T1840 /workspace/coverage/cover_reg_top/53.xbar_smoke_zero_delays.1422765822 Jul 24 07:42:00 PM PDT 24 Jul 24 07:42:07 PM PDT 24 51639934 ps
T1841 /workspace/coverage/cover_reg_top/60.xbar_random_zero_delays.2194785978 Jul 24 07:43:08 PM PDT 24 Jul 24 07:43:43 PM PDT 24 390745046 ps
T1842 /workspace/coverage/cover_reg_top/47.xbar_stress_all_with_reset_error.680762861 Jul 24 07:41:23 PM PDT 24 Jul 24 07:44:43 PM PDT 24 1303248259 ps
T1843 /workspace/coverage/cover_reg_top/20.xbar_stress_all_with_rand_reset.1557000561 Jul 24 07:36:13 PM PDT 24 Jul 24 07:37:58 PM PDT 24 294480391 ps
T1844 /workspace/coverage/cover_reg_top/38.xbar_random.433834432 Jul 24 07:39:50 PM PDT 24 Jul 24 07:41:21 PM PDT 24 2444778784 ps
T1845 /workspace/coverage/cover_reg_top/9.xbar_smoke.3396470720 Jul 24 07:33:58 PM PDT 24 Jul 24 07:34:08 PM PDT 24 213244635 ps
T1846 /workspace/coverage/cover_reg_top/17.chip_csr_mem_rw_with_rand_reset.3856181965 Jul 24 07:35:46 PM PDT 24 Jul 24 07:47:42 PM PDT 24 11906027645 ps
T1847 /workspace/coverage/cover_reg_top/72.xbar_random_zero_delays.1473156562 Jul 24 07:44:59 PM PDT 24 Jul 24 07:45:12 PM PDT 24 123547131 ps
T1848 /workspace/coverage/cover_reg_top/42.xbar_smoke_slow_rsp.2469907717 Jul 24 07:40:14 PM PDT 24 Jul 24 07:41:17 PM PDT 24 3866925610 ps
T673 /workspace/coverage/cover_reg_top/90.xbar_stress_all_with_rand_reset.2966820363 Jul 24 07:47:29 PM PDT 24 Jul 24 07:55:15 PM PDT 24 9251713112 ps
T1849 /workspace/coverage/cover_reg_top/78.xbar_random.3936347669 Jul 24 07:45:46 PM PDT 24 Jul 24 07:46:28 PM PDT 24 1211772937 ps
T1850 /workspace/coverage/cover_reg_top/86.xbar_unmapped_addr.799072052 Jul 24 07:46:59 PM PDT 24 Jul 24 07:47:09 PM PDT 24 160602294 ps
T1851 /workspace/coverage/cover_reg_top/31.xbar_error_random.1009566544 Jul 24 07:38:32 PM PDT 24 Jul 24 07:39:24 PM PDT 24 1542524472 ps
T1852 /workspace/coverage/cover_reg_top/37.xbar_smoke.1325578356 Jul 24 07:39:34 PM PDT 24 Jul 24 07:39:43 PM PDT 24 196625211 ps
T446 /workspace/coverage/cover_reg_top/16.chip_csr_mem_rw_with_rand_reset.2344923666 Jul 24 07:35:31 PM PDT 24 Jul 24 07:53:04 PM PDT 24 11837698178 ps
T1853 /workspace/coverage/cover_reg_top/29.xbar_access_same_device_slow_rsp.584335964 Jul 24 07:38:13 PM PDT 24 Jul 24 08:02:30 PM PDT 24 85335415408 ps
T633 /workspace/coverage/cover_reg_top/92.xbar_stress_all.1362720175 Jul 24 07:47:44 PM PDT 24 Jul 24 07:52:56 PM PDT 24 3002724468 ps
T1854 /workspace/coverage/cover_reg_top/9.chip_csr_mem_rw_with_rand_reset.3123639906 Jul 24 07:34:30 PM PDT 24 Jul 24 07:48:46 PM PDT 24 10901858515 ps
T1855 /workspace/coverage/cover_reg_top/59.xbar_random_large_delays.3876582857 Jul 24 07:43:07 PM PDT 24 Jul 24 07:47:44 PM PDT 24 28255685151 ps
T1856 /workspace/coverage/cover_reg_top/39.xbar_random.1532735900 Jul 24 07:40:09 PM PDT 24 Jul 24 07:40:42 PM PDT 24 886602808 ps
T1857 /workspace/coverage/cover_reg_top/6.xbar_random_large_delays.2436485838 Jul 24 07:33:35 PM PDT 24 Jul 24 07:41:07 PM PDT 24 43387219777 ps
T1858 /workspace/coverage/cover_reg_top/78.xbar_random_slow_rsp.2980984781 Jul 24 07:45:53 PM PDT 24 Jul 24 08:05:40 PM PDT 24 63387210889 ps
T1859 /workspace/coverage/cover_reg_top/19.xbar_random_large_delays.3496414696 Jul 24 07:35:57 PM PDT 24 Jul 24 07:48:12 PM PDT 24 71404370813 ps
T1860 /workspace/coverage/cover_reg_top/54.xbar_smoke_large_delays.2857753650 Jul 24 07:42:20 PM PDT 24 Jul 24 07:43:56 PM PDT 24 9392226253 ps
T1861 /workspace/coverage/cover_reg_top/0.xbar_random_slow_rsp.1913653763 Jul 24 07:32:22 PM PDT 24 Jul 24 07:33:14 PM PDT 24 3159564534 ps
T1862 /workspace/coverage/cover_reg_top/60.xbar_stress_all.894741654 Jul 24 07:43:16 PM PDT 24 Jul 24 07:44:37 PM PDT 24 2509392705 ps
T1863 /workspace/coverage/cover_reg_top/47.xbar_stress_all.4256815916 Jul 24 07:41:22 PM PDT 24 Jul 24 07:46:05 PM PDT 24 7542243961 ps
T1864 /workspace/coverage/cover_reg_top/25.xbar_access_same_device.1657197203 Jul 24 07:37:51 PM PDT 24 Jul 24 07:38:27 PM PDT 24 832319322 ps
T1865 /workspace/coverage/cover_reg_top/24.xbar_access_same_device.127954229 Jul 24 07:37:41 PM PDT 24 Jul 24 07:37:50 PM PDT 24 101714708 ps
T708 /workspace/coverage/cover_reg_top/9.chip_tl_errors.3446653754 Jul 24 07:34:11 PM PDT 24 Jul 24 07:36:32 PM PDT 24 3369657840 ps
T1866 /workspace/coverage/cover_reg_top/54.xbar_error_and_unmapped_addr.1266464016 Jul 24 07:42:24 PM PDT 24 Jul 24 07:42:42 PM PDT 24 144800917 ps
T1867 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_rand_reset.1600348998 Jul 24 07:46:53 PM PDT 24 Jul 24 07:55:31 PM PDT 24 7442784803 ps
T1868 /workspace/coverage/cover_reg_top/47.xbar_access_same_device_slow_rsp.1545918819 Jul 24 07:41:24 PM PDT 24 Jul 24 08:14:49 PM PDT 24 109049722257 ps
T1869 /workspace/coverage/cover_reg_top/34.xbar_random_zero_delays.366632018 Jul 24 07:39:00 PM PDT 24 Jul 24 07:39:44 PM PDT 24 561782616 ps
T1870 /workspace/coverage/cover_reg_top/55.xbar_random_slow_rsp.3602507803 Jul 24 07:42:29 PM PDT 24 Jul 24 07:55:53 PM PDT 24 47871352235 ps
T1871 /workspace/coverage/cover_reg_top/7.chip_csr_mem_rw_with_rand_reset.361890632 Jul 24 07:33:59 PM PDT 24 Jul 24 07:41:01 PM PDT 24 6148769964 ps
T1872 /workspace/coverage/cover_reg_top/47.xbar_random_large_delays.3544603884 Jul 24 07:41:21 PM PDT 24 Jul 24 07:48:55 PM PDT 24 45906840533 ps
T1873 /workspace/coverage/cover_reg_top/81.xbar_random_zero_delays.1112608903 Jul 24 07:46:12 PM PDT 24 Jul 24 07:46:46 PM PDT 24 406384032 ps
T619 /workspace/coverage/cover_reg_top/15.chip_tl_errors.438592314 Jul 24 07:35:07 PM PDT 24 Jul 24 07:41:27 PM PDT 24 4100772500 ps
T1874 /workspace/coverage/cover_reg_top/77.xbar_unmapped_addr.895592188 Jul 24 07:45:49 PM PDT 24 Jul 24 07:46:40 PM PDT 24 1264317296 ps
T1875 /workspace/coverage/cover_reg_top/18.xbar_smoke_large_delays.828967091 Jul 24 07:35:47 PM PDT 24 Jul 24 07:37:04 PM PDT 24 7531791327 ps
T1876 /workspace/coverage/cover_reg_top/26.xbar_smoke_slow_rsp.2921225298 Jul 24 07:37:48 PM PDT 24 Jul 24 07:38:44 PM PDT 24 3277254998 ps
T1877 /workspace/coverage/cover_reg_top/74.xbar_unmapped_addr.1046326704 Jul 24 07:45:16 PM PDT 24 Jul 24 07:45:57 PM PDT 24 932538572 ps
T1878 /workspace/coverage/cover_reg_top/79.xbar_smoke.3164219520 Jul 24 07:45:58 PM PDT 24 Jul 24 07:46:07 PM PDT 24 195184298 ps
T1879 /workspace/coverage/cover_reg_top/75.xbar_stress_all_with_error.1984800797 Jul 24 07:45:45 PM PDT 24 Jul 24 07:46:25 PM PDT 24 426786425 ps
T1880 /workspace/coverage/cover_reg_top/79.xbar_smoke_zero_delays.200153739 Jul 24 07:45:59 PM PDT 24 Jul 24 07:46:06 PM PDT 24 54255643 ps
T1881 /workspace/coverage/cover_reg_top/43.xbar_error_and_unmapped_addr.861177645 Jul 24 07:40:32 PM PDT 24 Jul 24 07:40:39 PM PDT 24 67057575 ps
T1882 /workspace/coverage/cover_reg_top/56.xbar_access_same_device.777851640 Jul 24 07:42:35 PM PDT 24 Jul 24 07:44:09 PM PDT 24 2112226474 ps
T584 /workspace/coverage/cover_reg_top/23.chip_tl_errors.2832571798 Jul 24 07:37:35 PM PDT 24 Jul 24 07:41:50 PM PDT 24 3776836962 ps
T1883 /workspace/coverage/cover_reg_top/1.xbar_smoke.250216838 Jul 24 07:32:49 PM PDT 24 Jul 24 07:32:56 PM PDT 24 38080694 ps
T1884 /workspace/coverage/cover_reg_top/62.xbar_same_source.4028226203 Jul 24 07:43:37 PM PDT 24 Jul 24 07:43:54 PM PDT 24 498081317 ps
T1885 /workspace/coverage/cover_reg_top/10.xbar_random.3859626015 Jul 24 07:34:27 PM PDT 24 Jul 24 07:35:38 PM PDT 24 2139524785 ps
T1886 /workspace/coverage/cover_reg_top/46.xbar_unmapped_addr.2443026566 Jul 24 07:41:25 PM PDT 24 Jul 24 07:42:01 PM PDT 24 322758416 ps
T1887 /workspace/coverage/cover_reg_top/63.xbar_smoke_zero_delays.136917964 Jul 24 07:43:41 PM PDT 24 Jul 24 07:43:48 PM PDT 24 49119857 ps
T1888 /workspace/coverage/cover_reg_top/83.xbar_unmapped_addr.689576663 Jul 24 07:46:20 PM PDT 24 Jul 24 07:46:51 PM PDT 24 668193721 ps
T1889 /workspace/coverage/cover_reg_top/51.xbar_random_large_delays.2450396394 Jul 24 07:41:44 PM PDT 24 Jul 24 07:46:11 PM PDT 24 23944389279 ps
T1890 /workspace/coverage/cover_reg_top/70.xbar_smoke_zero_delays.542285668 Jul 24 07:44:32 PM PDT 24 Jul 24 07:44:39 PM PDT 24 46779862 ps
T1891 /workspace/coverage/cover_reg_top/95.xbar_stress_all.3678912462 Jul 24 07:48:14 PM PDT 24 Jul 24 07:49:29 PM PDT 24 932299894 ps
T1892 /workspace/coverage/cover_reg_top/20.xbar_unmapped_addr.2114713768 Jul 24 07:36:21 PM PDT 24 Jul 24 07:36:34 PM PDT 24 99519047 ps
T1893 /workspace/coverage/cover_reg_top/92.xbar_stress_all_with_reset_error.3424670360 Jul 24 07:47:46 PM PDT 24 Jul 24 07:56:12 PM PDT 24 10460988169 ps
T1894 /workspace/coverage/cover_reg_top/0.xbar_same_source.930792794 Jul 24 07:32:22 PM PDT 24 Jul 24 07:32:41 PM PDT 24 248733752 ps
T1895 /workspace/coverage/cover_reg_top/61.xbar_unmapped_addr.4108452275 Jul 24 07:43:25 PM PDT 24 Jul 24 07:43:55 PM PDT 24 662979284 ps
T1896 /workspace/coverage/cover_reg_top/71.xbar_access_same_device_slow_rsp.2942973417 Jul 24 07:44:51 PM PDT 24 Jul 24 07:45:47 PM PDT 24 3084761814 ps
T1897 /workspace/coverage/cover_reg_top/13.xbar_random_slow_rsp.2951739941 Jul 24 07:34:43 PM PDT 24 Jul 24 07:35:24 PM PDT 24 2369403652 ps
T1898 /workspace/coverage/cover_reg_top/61.xbar_random_slow_rsp.364679706 Jul 24 07:43:34 PM PDT 24 Jul 24 07:58:55 PM PDT 24 52652070020 ps
T1899 /workspace/coverage/cover_reg_top/72.xbar_error_random.3554660072 Jul 24 07:45:02 PM PDT 24 Jul 24 07:45:37 PM PDT 24 414338468 ps
T1900 /workspace/coverage/cover_reg_top/52.xbar_stress_all.2742933990 Jul 24 07:41:52 PM PDT 24 Jul 24 07:42:37 PM PDT 24 1115134516 ps
T725 /workspace/coverage/cover_reg_top/21.chip_tl_errors.1316256006 Jul 24 07:36:13 PM PDT 24 Jul 24 07:42:55 PM PDT 24 4440273101 ps
T1901 /workspace/coverage/cover_reg_top/11.xbar_error_and_unmapped_addr.2622495547 Jul 24 07:34:18 PM PDT 24 Jul 24 07:34:40 PM PDT 24 195602605 ps
T1902 /workspace/coverage/cover_reg_top/8.xbar_random_zero_delays.3632335932 Jul 24 07:34:22 PM PDT 24 Jul 24 07:35:12 PM PDT 24 585242909 ps
T1903 /workspace/coverage/cover_reg_top/76.xbar_smoke_large_delays.1111875345 Jul 24 07:45:45 PM PDT 24 Jul 24 07:47:13 PM PDT 24 8422550324 ps
T969 /workspace/coverage/cover_reg_top/98.xbar_stress_all_with_reset_error.2001658548 Jul 24 07:48:31 PM PDT 24 Jul 24 07:57:52 PM PDT 24 5471262647 ps
T1904 /workspace/coverage/cover_reg_top/31.xbar_stress_all.3674393203 Jul 24 07:38:41 PM PDT 24 Jul 24 07:42:38 PM PDT 24 3012149970 ps
T1905 /workspace/coverage/cover_reg_top/6.chip_csr_rw.1011857640 Jul 24 07:33:56 PM PDT 24 Jul 24 07:40:58 PM PDT 24 4280892252 ps
T1906 /workspace/coverage/cover_reg_top/96.xbar_stress_all.2722925242 Jul 24 07:48:20 PM PDT 24 Jul 24 07:52:07 PM PDT 24 3115534875 ps
T1907 /workspace/coverage/cover_reg_top/27.xbar_smoke_zero_delays.2415861891 Jul 24 07:38:00 PM PDT 24 Jul 24 07:38:06 PM PDT 24 43590639 ps
T1908 /workspace/coverage/cover_reg_top/41.xbar_unmapped_addr.3722715381 Jul 24 07:40:06 PM PDT 24 Jul 24 07:40:52 PM PDT 24 1143409839 ps
T1909 /workspace/coverage/cover_reg_top/47.xbar_unmapped_addr.3348338779 Jul 24 07:41:25 PM PDT 24 Jul 24 07:42:18 PM PDT 24 1356201746 ps
T498 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_rand_reset.2394217691 Jul 24 07:38:16 PM PDT 24 Jul 24 07:53:32 PM PDT 24 7843363101 ps
T519 /workspace/coverage/cover_reg_top/6.xbar_stress_all.1775407372 Jul 24 07:33:58 PM PDT 24 Jul 24 07:40:23 PM PDT 24 11439209716 ps
T1910 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_error.1346401377 Jul 24 07:40:41 PM PDT 24 Jul 24 07:41:58 PM PDT 24 2144746109 ps
T1911 /workspace/coverage/cover_reg_top/0.xbar_random_large_delays.2614246908 Jul 24 07:32:38 PM PDT 24 Jul 24 07:47:41 PM PDT 24 87598463480 ps
T1912 /workspace/coverage/cover_reg_top/39.xbar_smoke.1288579587 Jul 24 07:39:51 PM PDT 24 Jul 24 07:39:58 PM PDT 24 56450602 ps
T1913 /workspace/coverage/cover_reg_top/12.xbar_smoke_zero_delays.1258272500 Jul 24 07:34:30 PM PDT 24 Jul 24 07:34:36 PM PDT 24 43024320 ps
T1914 /workspace/coverage/cover_reg_top/33.xbar_smoke.883053740 Jul 24 07:38:53 PM PDT 24 Jul 24 07:38:59 PM PDT 24 51216859 ps
T1915 /workspace/coverage/cover_reg_top/67.xbar_unmapped_addr.2380158456 Jul 24 07:44:21 PM PDT 24 Jul 24 07:44:50 PM PDT 24 229250646 ps
T505 /workspace/coverage/cover_reg_top/85.xbar_stress_all.242016994 Jul 24 07:46:48 PM PDT 24 Jul 24 07:53:14 PM PDT 24 11583430085 ps
T1916 /workspace/coverage/cover_reg_top/1.chip_rv_dm_lc_disabled.76430079 Jul 24 07:32:43 PM PDT 24 Jul 24 07:41:24 PM PDT 24 9767186531 ps
T1917 /workspace/coverage/cover_reg_top/75.xbar_random_slow_rsp.671648585 Jul 24 07:45:36 PM PDT 24 Jul 24 08:02:42 PM PDT 24 59523001522 ps
T1918 /workspace/coverage/cover_reg_top/57.xbar_smoke_zero_delays.503501701 Jul 24 07:42:41 PM PDT 24 Jul 24 07:42:47 PM PDT 24 51525869 ps
T1919 /workspace/coverage/cover_reg_top/28.xbar_stress_all_with_error.789527903 Jul 24 07:38:12 PM PDT 24 Jul 24 07:40:41 PM PDT 24 4874115941 ps
T1920 /workspace/coverage/cover_reg_top/76.xbar_smoke_zero_delays.864995431 Jul 24 07:45:43 PM PDT 24 Jul 24 07:45:50 PM PDT 24 51485708 ps
T1921 /workspace/coverage/cover_reg_top/44.xbar_same_source.290342320 Jul 24 07:40:42 PM PDT 24 Jul 24 07:41:24 PM PDT 24 579001496 ps
T1922 /workspace/coverage/cover_reg_top/5.xbar_error_and_unmapped_addr.591079173 Jul 24 07:33:29 PM PDT 24 Jul 24 07:33:45 PM PDT 24 328488445 ps
T1923 /workspace/coverage/cover_reg_top/75.xbar_random.2452123828 Jul 24 07:45:35 PM PDT 24 Jul 24 07:45:53 PM PDT 24 462718233 ps
T1924 /workspace/coverage/cover_reg_top/38.xbar_same_source.4254188798 Jul 24 07:39:37 PM PDT 24 Jul 24 07:40:15 PM PDT 24 1432186899 ps
T1925 /workspace/coverage/cover_reg_top/19.xbar_smoke_large_delays.3467923866 Jul 24 07:35:52 PM PDT 24 Jul 24 07:36:54 PM PDT 24 5504740231 ps
T1926 /workspace/coverage/cover_reg_top/0.chip_csr_aliasing.2988703012 Jul 24 07:32:13 PM PDT 24 Jul 24 09:23:26 PM PDT 24 39195557125 ps
T1927 /workspace/coverage/cover_reg_top/4.xbar_random_zero_delays.3559525363 Jul 24 07:33:09 PM PDT 24 Jul 24 07:33:20 PM PDT 24 92551014 ps
T1928 /workspace/coverage/cover_reg_top/29.xbar_smoke_zero_delays.4089687766 Jul 24 07:38:04 PM PDT 24 Jul 24 07:38:11 PM PDT 24 53613565 ps
T1929 /workspace/coverage/cover_reg_top/45.xbar_access_same_device.2512431152 Jul 24 07:40:41 PM PDT 24 Jul 24 07:40:57 PM PDT 24 55157514 ps
T1930 /workspace/coverage/cover_reg_top/65.xbar_error_and_unmapped_addr.3347714137 Jul 24 07:44:00 PM PDT 24 Jul 24 07:44:14 PM PDT 24 260973834 ps
T1931 /workspace/coverage/cover_reg_top/35.xbar_access_same_device.3817016585 Jul 24 07:39:20 PM PDT 24 Jul 24 07:42:04 PM PDT 24 3811526667 ps
T1932 /workspace/coverage/cover_reg_top/50.xbar_smoke_zero_delays.478968131 Jul 24 07:41:42 PM PDT 24 Jul 24 07:41:49 PM PDT 24 45530365 ps
T447 /workspace/coverage/cover_reg_top/19.chip_csr_rw.909850743 Jul 24 07:36:01 PM PDT 24 Jul 24 07:41:03 PM PDT 24 3969663072 ps
T1933 /workspace/coverage/cover_reg_top/52.xbar_random_slow_rsp.3473962621 Jul 24 07:41:56 PM PDT 24 Jul 24 07:43:04 PM PDT 24 4044884752 ps
T1934 /workspace/coverage/cover_reg_top/7.xbar_access_same_device_slow_rsp.2116613326 Jul 24 07:33:46 PM PDT 24 Jul 24 07:47:33 PM PDT 24 47859201422 ps
T1935 /workspace/coverage/cover_reg_top/41.xbar_smoke_large_delays.3605525241 Jul 24 07:40:10 PM PDT 24 Jul 24 07:41:31 PM PDT 24 8032532422 ps
T1936 /workspace/coverage/cover_reg_top/29.xbar_stress_all.4192718316 Jul 24 07:38:15 PM PDT 24 Jul 24 07:45:25 PM PDT 24 10678264650 ps
T1937 /workspace/coverage/cover_reg_top/30.xbar_stress_all_with_reset_error.4014789501 Jul 24 07:38:29 PM PDT 24 Jul 24 07:42:43 PM PDT 24 993491270 ps
T1938 /workspace/coverage/cover_reg_top/34.xbar_smoke_zero_delays.58872398 Jul 24 07:38:58 PM PDT 24 Jul 24 07:39:04 PM PDT 24 36990243 ps
T1939 /workspace/coverage/cover_reg_top/29.xbar_random.2400696874 Jul 24 07:38:03 PM PDT 24 Jul 24 07:38:48 PM PDT 24 1299645840 ps
T1940 /workspace/coverage/cover_reg_top/79.xbar_stress_all.270096948 Jul 24 07:45:59 PM PDT 24 Jul 24 07:48:28 PM PDT 24 1797054202 ps
T1941 /workspace/coverage/cover_reg_top/34.xbar_random_large_delays.1532126150 Jul 24 07:38:59 PM PDT 24 Jul 24 07:56:27 PM PDT 24 102788582907 ps
T1942 /workspace/coverage/cover_reg_top/44.xbar_random_slow_rsp.352111451 Jul 24 07:40:42 PM PDT 24 Jul 24 07:57:26 PM PDT 24 53735151321 ps
T1943 /workspace/coverage/cover_reg_top/64.xbar_stress_all_with_reset_error.4179541158 Jul 24 07:43:52 PM PDT 24 Jul 24 07:45:01 PM PDT 24 1343283603 ps
T1944 /workspace/coverage/cover_reg_top/32.xbar_smoke_zero_delays.345296989 Jul 24 07:38:26 PM PDT 24 Jul 24 07:38:32 PM PDT 24 43770015 ps
T1945 /workspace/coverage/cover_reg_top/97.xbar_stress_all_with_error.431236574 Jul 24 07:48:29 PM PDT 24 Jul 24 07:52:52 PM PDT 24 3511443130 ps
T1946 /workspace/coverage/cover_reg_top/48.xbar_unmapped_addr.2020096742 Jul 24 07:41:36 PM PDT 24 Jul 24 07:42:06 PM PDT 24 259763223 ps
T1947 /workspace/coverage/cover_reg_top/78.xbar_error_and_unmapped_addr.71934142 Jul 24 07:45:47 PM PDT 24 Jul 24 07:45:57 PM PDT 24 192303155 ps
T1948 /workspace/coverage/cover_reg_top/1.chip_csr_bit_bash.191106036 Jul 24 07:32:32 PM PDT 24 Jul 24 07:55:13 PM PDT 24 11335652976 ps
T1949 /workspace/coverage/cover_reg_top/19.xbar_random_zero_delays.462930305 Jul 24 07:35:54 PM PDT 24 Jul 24 07:36:37 PM PDT 24 532629552 ps
T1950 /workspace/coverage/cover_reg_top/38.xbar_access_same_device.3227778530 Jul 24 07:39:44 PM PDT 24 Jul 24 07:39:50 PM PDT 24 14091547 ps
T1951 /workspace/coverage/cover_reg_top/38.xbar_smoke.4273811245 Jul 24 07:39:41 PM PDT 24 Jul 24 07:39:51 PM PDT 24 250138253 ps
T1952 /workspace/coverage/cover_reg_top/25.xbar_same_source.2923166204 Jul 24 07:37:53 PM PDT 24 Jul 24 07:38:12 PM PDT 24 595084091 ps
T1953 /workspace/coverage/cover_reg_top/66.xbar_random.89665753 Jul 24 07:44:01 PM PDT 24 Jul 24 07:44:33 PM PDT 24 919909309 ps
T1954 /workspace/coverage/cover_reg_top/91.xbar_unmapped_addr.1262388810 Jul 24 07:47:38 PM PDT 24 Jul 24 07:48:22 PM PDT 24 980827612 ps
T1955 /workspace/coverage/cover_reg_top/9.xbar_same_source.3412937281 Jul 24 07:34:22 PM PDT 24 Jul 24 07:35:23 PM PDT 24 2083468896 ps
T132 /workspace/coverage/cover_reg_top/1.chip_csr_hw_reset.2007078825 Jul 24 07:32:42 PM PDT 24 Jul 24 07:38:06 PM PDT 24 5719285752 ps
T1956 /workspace/coverage/cover_reg_top/39.xbar_error_random.3703578386 Jul 24 07:39:52 PM PDT 24 Jul 24 07:41:17 PM PDT 24 2349659140 ps
T1957 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_error.1207067696 Jul 24 07:48:24 PM PDT 24 Jul 24 07:54:56 PM PDT 24 9853409203 ps
T1958 /workspace/coverage/cover_reg_top/99.xbar_unmapped_addr.3891872415 Jul 24 07:49:02 PM PDT 24 Jul 24 07:49:45 PM PDT 24 1121674562 ps
T1959 /workspace/coverage/cover_reg_top/40.xbar_smoke_slow_rsp.823473632 Jul 24 07:39:58 PM PDT 24 Jul 24 07:41:10 PM PDT 24 4312298584 ps
T1960 /workspace/coverage/cover_reg_top/81.xbar_unmapped_addr.2105634757 Jul 24 07:46:19 PM PDT 24 Jul 24 07:46:46 PM PDT 24 199147770 ps
T1961 /workspace/coverage/cover_reg_top/73.xbar_same_source.2998807828 Jul 24 07:45:09 PM PDT 24 Jul 24 07:45:33 PM PDT 24 778978781 ps
T1962 /workspace/coverage/cover_reg_top/85.xbar_random.367910812 Jul 24 07:46:42 PM PDT 24 Jul 24 07:46:52 PM PDT 24 171414594 ps
T1963 /workspace/coverage/cover_reg_top/92.xbar_same_source.913966606 Jul 24 07:47:46 PM PDT 24 Jul 24 07:48:26 PM PDT 24 1218283224 ps
T1964 /workspace/coverage/cover_reg_top/25.xbar_unmapped_addr.2763440783 Jul 24 07:37:48 PM PDT 24 Jul 24 07:38:11 PM PDT 24 153956806 ps
T1965 /workspace/coverage/cover_reg_top/16.xbar_same_source.2907372768 Jul 24 07:35:33 PM PDT 24 Jul 24 07:35:43 PM PDT 24 90652030 ps
T1966 /workspace/coverage/cover_reg_top/63.xbar_error_and_unmapped_addr.184850012 Jul 24 07:43:42 PM PDT 24 Jul 24 07:43:47 PM PDT 24 23877642 ps
T1967 /workspace/coverage/cover_reg_top/37.xbar_random.4112164084 Jul 24 07:39:29 PM PDT 24 Jul 24 07:39:56 PM PDT 24 265293333 ps
T1968 /workspace/coverage/cover_reg_top/16.xbar_stress_all_with_rand_reset.2368178777 Jul 24 07:35:33 PM PDT 24 Jul 24 07:40:50 PM PDT 24 7692847640 ps
T1969 /workspace/coverage/cover_reg_top/16.xbar_stress_all_with_reset_error.3345615643 Jul 24 07:35:31 PM PDT 24 Jul 24 07:42:20 PM PDT 24 5479306508 ps
T1970 /workspace/coverage/cover_reg_top/91.xbar_smoke_slow_rsp.4243544619 Jul 24 07:47:39 PM PDT 24 Jul 24 07:49:24 PM PDT 24 6347304400 ps
T1971 /workspace/coverage/cover_reg_top/86.xbar_stress_all_with_error.4165862283 Jul 24 07:46:54 PM PDT 24 Jul 24 07:49:33 PM PDT 24 2045317036 ps
T1972 /workspace/coverage/cover_reg_top/79.xbar_smoke_slow_rsp.3381516516 Jul 24 07:45:53 PM PDT 24 Jul 24 07:47:23 PM PDT 24 4942074897 ps
T134 /workspace/coverage/cover_reg_top/2.chip_csr_hw_reset.3066630133 Jul 24 07:33:04 PM PDT 24 Jul 24 07:37:04 PM PDT 24 4842240572 ps
T1973 /workspace/coverage/cover_reg_top/26.xbar_random.1601017626 Jul 24 07:37:52 PM PDT 24 Jul 24 07:39:17 PM PDT 24 2214319906 ps
T1974 /workspace/coverage/cover_reg_top/14.chip_csr_rw.1107905956 Jul 24 07:35:08 PM PDT 24 Jul 24 07:40:07 PM PDT 24 4745090533 ps
T1975 /workspace/coverage/cover_reg_top/30.xbar_stress_all.2034468232 Jul 24 07:38:24 PM PDT 24 Jul 24 07:39:13 PM PDT 24 551511313 ps
T1976 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_rand_reset.2033968957 Jul 24 07:37:42 PM PDT 24 Jul 24 07:39:29 PM PDT 24 484821746 ps
T1977 /workspace/coverage/cover_reg_top/72.xbar_access_same_device.2357854752 Jul 24 07:44:59 PM PDT 24 Jul 24 07:46:05 PM PDT 24 623481866 ps
T1978 /workspace/coverage/cover_reg_top/15.xbar_stress_all_with_error.69907061 Jul 24 07:35:22 PM PDT 24 Jul 24 07:41:05 PM PDT 24 9347531032 ps
T1979 /workspace/coverage/cover_reg_top/97.xbar_random_large_delays.60646067 Jul 24 07:48:21 PM PDT 24 Jul 24 08:03:27 PM PDT 24 80766901391 ps
T1980 /workspace/coverage/cover_reg_top/6.xbar_same_source.3337799648 Jul 24 07:33:35 PM PDT 24 Jul 24 07:34:23 PM PDT 24 1478164763 ps
T1981 /workspace/coverage/cover_reg_top/93.xbar_error_and_unmapped_addr.2547814180 Jul 24 07:47:52 PM PDT 24 Jul 24 07:48:34 PM PDT 24 1071514160 ps
T1982 /workspace/coverage/cover_reg_top/73.xbar_unmapped_addr.770848498 Jul 24 07:45:20 PM PDT 24 Jul 24 07:45:36 PM PDT 24 285293409 ps
T1983 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_error.2907226794 Jul 24 07:32:52 PM PDT 24 Jul 24 07:38:40 PM PDT 24 8772363757 ps
T1984 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_error.1539730628 Jul 24 07:47:53 PM PDT 24 Jul 24 07:53:12 PM PDT 24 9506412400 ps
T1985 /workspace/coverage/cover_reg_top/12.xbar_stress_all.4145901409 Jul 24 07:34:31 PM PDT 24 Jul 24 07:44:26 PM PDT 24 12033941709 ps
T1986 /workspace/coverage/cover_reg_top/21.xbar_unmapped_addr.1827720546 Jul 24 07:36:25 PM PDT 24 Jul 24 07:37:18 PM PDT 24 1547900976 ps
T1987 /workspace/coverage/cover_reg_top/41.xbar_stress_all_with_error.1938051825 Jul 24 07:40:04 PM PDT 24 Jul 24 07:51:23 PM PDT 24 18101451538 ps
T448 /workspace/coverage/cover_reg_top/16.chip_same_csr_outstanding.158978637 Jul 24 07:35:23 PM PDT 24 Jul 24 08:41:37 PM PDT 24 29523591749 ps
T1988 /workspace/coverage/cover_reg_top/18.xbar_stress_all_with_error.3833223331 Jul 24 07:35:56 PM PDT 24 Jul 24 07:38:35 PM PDT 24 3737812517 ps
T1989 /workspace/coverage/cover_reg_top/28.xbar_random_zero_delays.1189372753 Jul 24 07:38:04 PM PDT 24 Jul 24 07:38:35 PM PDT 24 375326942 ps
T1990 /workspace/coverage/cover_reg_top/38.xbar_unmapped_addr.1533086776 Jul 24 07:39:39 PM PDT 24 Jul 24 07:40:27 PM PDT 24 1150552945 ps
T1991 /workspace/coverage/cover_reg_top/40.xbar_same_source.4003049084 Jul 24 07:39:57 PM PDT 24 Jul 24 07:41:31 PM PDT 24 2672687731 ps
T1992 /workspace/coverage/cover_reg_top/50.xbar_access_same_device.1820820338 Jul 24 07:41:42 PM PDT 24 Jul 24 07:43:08 PM PDT 24 1157153723 ps
T1993 /workspace/coverage/cover_reg_top/32.xbar_error_and_unmapped_addr.3079607319 Jul 24 07:38:51 PM PDT 24 Jul 24 07:39:00 PM PDT 24 170294378 ps
T1994 /workspace/coverage/cover_reg_top/18.xbar_error_and_unmapped_addr.3148679207 Jul 24 07:35:51 PM PDT 24 Jul 24 07:36:01 PM PDT 24 70898372 ps
T645 /workspace/coverage/cover_reg_top/13.chip_tl_errors.2148183595 Jul 24 07:34:31 PM PDT 24 Jul 24 07:39:07 PM PDT 24 4483586110 ps
T1995 /workspace/coverage/cover_reg_top/89.xbar_random.2536863993 Jul 24 07:47:12 PM PDT 24 Jul 24 07:47:18 PM PDT 24 68170176 ps
T1996 /workspace/coverage/cover_reg_top/31.xbar_access_same_device.2305584036 Jul 24 07:38:24 PM PDT 24 Jul 24 07:38:49 PM PDT 24 320634225 ps
T1997 /workspace/coverage/cover_reg_top/19.xbar_error_and_unmapped_addr.1027005604 Jul 24 07:36:03 PM PDT 24 Jul 24 07:36:24 PM PDT 24 166501028 ps
T1998 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_rand_reset.1594524452 Jul 24 07:47:52 PM PDT 24 Jul 24 07:57:37 PM PDT 24 9877966397 ps
T1999 /workspace/coverage/cover_reg_top/29.xbar_stress_all_with_error.2397856427 Jul 24 07:38:14 PM PDT 24 Jul 24 07:43:30 PM PDT 24 4461423945 ps
T2000 /workspace/coverage/cover_reg_top/92.xbar_stress_all_with_rand_reset.1599832575 Jul 24 07:47:46 PM PDT 24 Jul 24 07:49:36 PM PDT 24 349948542 ps
T2001 /workspace/coverage/cover_reg_top/1.xbar_smoke_large_delays.2196753108 Jul 24 07:32:57 PM PDT 24 Jul 24 07:34:01 PM PDT 24 6533842692 ps
T2002 /workspace/coverage/cover_reg_top/30.xbar_smoke_slow_rsp.2509436856 Jul 24 07:38:13 PM PDT 24 Jul 24 07:40:03 PM PDT 24 6797134334 ps
T2003 /workspace/coverage/cover_reg_top/1.xbar_unmapped_addr.894704476 Jul 24 07:32:57 PM PDT 24 Jul 24 07:33:07 PM PDT 24 58635975 ps
T2004 /workspace/coverage/cover_reg_top/74.xbar_random.3818451782 Jul 24 07:45:18 PM PDT 24 Jul 24 07:45:58 PM PDT 24 575492920 ps
T2005 /workspace/coverage/cover_reg_top/19.xbar_random_slow_rsp.2237749209 Jul 24 07:36:03 PM PDT 24 Jul 24 07:44:20 PM PDT 24 29309444453 ps
T2006 /workspace/coverage/cover_reg_top/68.xbar_smoke_slow_rsp.3817421603 Jul 24 07:44:20 PM PDT 24 Jul 24 07:45:32 PM PDT 24 4381594903 ps
T2007 /workspace/coverage/cover_reg_top/8.xbar_stress_all.3708930032 Jul 24 07:34:22 PM PDT 24 Jul 24 07:39:01 PM PDT 24 8489128599 ps
T2008 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_rand_reset.807782011 Jul 24 07:41:32 PM PDT 24 Jul 24 07:42:45 PM PDT 24 198543564 ps
T2009 /workspace/coverage/cover_reg_top/95.xbar_smoke_slow_rsp.4023216996 Jul 24 07:48:01 PM PDT 24 Jul 24 07:49:41 PM PDT 24 5705665596 ps
T2010 /workspace/coverage/cover_reg_top/29.xbar_access_same_device.1336588537 Jul 24 07:38:14 PM PDT 24 Jul 24 07:38:22 PM PDT 24 77416774 ps
T2011 /workspace/coverage/cover_reg_top/3.xbar_stress_all_with_error.115130954 Jul 24 07:33:08 PM PDT 24 Jul 24 07:37:31 PM PDT 24 3638379347 ps
T2012 /workspace/coverage/cover_reg_top/77.xbar_smoke_zero_delays.1105456662 Jul 24 07:45:46 PM PDT 24 Jul 24 07:45:52 PM PDT 24 48363636 ps
T2013 /workspace/coverage/cover_reg_top/99.xbar_stress_all_with_rand_reset.769615634 Jul 24 07:49:01 PM PDT 24 Jul 24 07:54:15 PM PDT 24 3798194893 ps
T2014 /workspace/coverage/cover_reg_top/57.xbar_random_zero_delays.913476417 Jul 24 07:43:26 PM PDT 24 Jul 24 07:43:52 PM PDT 24 320825148 ps
T955 /workspace/coverage/cover_reg_top/83.xbar_stress_all_with_reset_error.1378185078 Jul 24 07:46:30 PM PDT 24 Jul 24 08:01:49 PM PDT 24 26649688034 ps
T2015 /workspace/coverage/cover_reg_top/27.xbar_access_same_device_slow_rsp.2138540570 Jul 24 07:37:55 PM PDT 24 Jul 24 07:50:59 PM PDT 24 44744764050 ps
T2016 /workspace/coverage/cover_reg_top/51.xbar_stress_all_with_rand_reset.4065110326 Jul 24 07:41:57 PM PDT 24 Jul 24 07:44:59 PM PDT 24 2268440801 ps
T2017 /workspace/coverage/cover_reg_top/17.xbar_smoke.3121327072 Jul 24 07:35:35 PM PDT 24 Jul 24 07:35:43 PM PDT 24 176762215 ps
T2018 /workspace/coverage/cover_reg_top/96.xbar_random_slow_rsp.3535729003 Jul 24 07:48:20 PM PDT 24 Jul 24 07:52:48 PM PDT 24 15102746328 ps
T2019 /workspace/coverage/cover_reg_top/55.xbar_smoke_large_delays.2054685973 Jul 24 07:42:31 PM PDT 24 Jul 24 07:44:18 PM PDT 24 9773329028 ps
T2020 /workspace/coverage/cover_reg_top/11.xbar_smoke_zero_delays.3466531012 Jul 24 07:34:17 PM PDT 24 Jul 24 07:34:24 PM PDT 24 58729029 ps
T2021 /workspace/coverage/cover_reg_top/16.xbar_random_large_delays.1694721203 Jul 24 07:35:23 PM PDT 24 Jul 24 07:42:19 PM PDT 24 40279731702 ps
T2022 /workspace/coverage/cover_reg_top/68.xbar_error_and_unmapped_addr.105003432 Jul 24 07:44:26 PM PDT 24 Jul 24 07:44:59 PM PDT 24 358677950 ps
T2023 /workspace/coverage/cover_reg_top/74.xbar_smoke.835050934 Jul 24 07:45:15 PM PDT 24 Jul 24 07:45:24 PM PDT 24 209394783 ps
T2024 /workspace/coverage/cover_reg_top/30.xbar_random_slow_rsp.1382371289 Jul 24 07:38:29 PM PDT 24 Jul 24 07:54:09 PM PDT 24 57490316678 ps
T2025 /workspace/coverage/cover_reg_top/8.xbar_error_random.44226754 Jul 24 07:34:22 PM PDT 24 Jul 24 07:35:05 PM PDT 24 585111634 ps
T2026 /workspace/coverage/cover_reg_top/14.xbar_stress_all.2491376350 Jul 24 07:34:59 PM PDT 24 Jul 24 07:36:36 PM PDT 24 2126736994 ps
T2027 /workspace/coverage/cover_reg_top/42.xbar_smoke_large_delays.4187788370 Jul 24 07:40:13 PM PDT 24 Jul 24 07:41:27 PM PDT 24 7720119310 ps
T2028 /workspace/coverage/cover_reg_top/63.xbar_access_same_device.2655462496 Jul 24 07:43:42 PM PDT 24 Jul 24 07:45:52 PM PDT 24 2925562196 ps
T2029 /workspace/coverage/cover_reg_top/15.chip_csr_mem_rw_with_rand_reset.1333204500 Jul 24 07:35:25 PM PDT 24 Jul 24 07:43:23 PM PDT 24 6410990775 ps
T2030 /workspace/coverage/cover_reg_top/95.xbar_random_zero_delays.4058106789 Jul 24 07:48:12 PM PDT 24 Jul 24 07:48:39 PM PDT 24 284171317 ps
T2031 /workspace/coverage/cover_reg_top/89.xbar_smoke_large_delays.3261814151 Jul 24 07:47:13 PM PDT 24 Jul 24 07:48:26 PM PDT 24 7513125600 ps
T2032 /workspace/coverage/cover_reg_top/3.xbar_unmapped_addr.4163048290 Jul 24 07:33:13 PM PDT 24 Jul 24 07:33:38 PM PDT 24 228726683 ps
T2033 /workspace/coverage/cover_reg_top/35.xbar_same_source.2855994961 Jul 24 07:39:17 PM PDT 24 Jul 24 07:39:58 PM PDT 24 1324426116 ps
T2034 /workspace/coverage/cover_reg_top/81.xbar_error_and_unmapped_addr.2161465750 Jul 24 07:46:18 PM PDT 24 Jul 24 07:46:47 PM PDT 24 544939638 ps
T2035 /workspace/coverage/cover_reg_top/98.xbar_random_zero_delays.1285180931 Jul 24 07:48:29 PM PDT 24 Jul 24 07:49:15 PM PDT 24 552200281 ps
T2036 /workspace/coverage/cover_reg_top/33.xbar_access_same_device.3510575908 Jul 24 07:38:49 PM PDT 24 Jul 24 07:39:13 PM PDT 24 254495437 ps
T2037 /workspace/coverage/cover_reg_top/48.xbar_random_zero_delays.1424013735 Jul 24 07:41:30 PM PDT 24 Jul 24 07:42:01 PM PDT 24 358550659 ps
T2038 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_error.2022291697 Jul 24 07:37:40 PM PDT 24 Jul 24 07:42:06 PM PDT 24 3389097114 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%