Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.09 95.46 93.86 95.44 94.60 97.53 99.61


Total test records in report: 2935
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html | tests61.html | tests62.html

T1349 /workspace/coverage/default/83.chip_sw_all_escalation_resets.2693968669 Aug 09 08:56:40 PM PDT 24 Aug 09 09:06:40 PM PDT 24 4891465888 ps
T1350 /workspace/coverage/default/1.chip_sw_sram_ctrl_scrambled_access_jitter_en_reduced_freq.43055765 Aug 09 08:34:07 PM PDT 24 Aug 09 08:44:58 PM PDT 24 5185041573 ps
T209 /workspace/coverage/default/2.chip_sw_spi_device_pass_through.3386090471 Aug 09 08:36:41 PM PDT 24 Aug 09 08:47:33 PM PDT 24 6001839400 ps
T1351 /workspace/coverage/default/4.chip_sw_uart_tx_rx_alt_clk_freq.1866069203 Aug 09 08:47:15 PM PDT 24 Aug 09 08:55:52 PM PDT 24 3699681224 ps
T1352 /workspace/coverage/default/1.chip_sw_edn_auto_mode.1166919146 Aug 09 08:30:39 PM PDT 24 Aug 09 08:49:54 PM PDT 24 4790676648 ps
T1353 /workspace/coverage/default/2.chip_sw_pwrmgr_deep_sleep_por_reset.3085754483 Aug 09 08:38:25 PM PDT 24 Aug 09 08:52:37 PM PDT 24 10086341424 ps
T212 /workspace/coverage/default/0.chip_jtag_csr_rw.655981291 Aug 09 08:13:48 PM PDT 24 Aug 09 08:30:35 PM PDT 24 11153126360 ps
T1354 /workspace/coverage/default/1.chip_sw_clkmgr_jitter_frequency.3630541866 Aug 09 08:32:20 PM PDT 24 Aug 09 08:38:25 PM PDT 24 3248700344 ps
T1355 /workspace/coverage/default/1.chip_sw_aon_timer_wdog_bite_reset.3751187514 Aug 09 08:26:58 PM PDT 24 Aug 09 08:39:26 PM PDT 24 7995316616 ps
T1356 /workspace/coverage/default/0.rom_e2e_boot_policy_valid_a_good_b_good_rma.1725392513 Aug 09 08:30:10 PM PDT 24 Aug 09 09:34:18 PM PDT 24 14374842368 ps
T1357 /workspace/coverage/default/2.rom_e2e_keymgr_init_rom_ext_no_meas.1961971121 Aug 09 08:49:39 PM PDT 24 Aug 09 09:43:29 PM PDT 24 14286810784 ps
T1358 /workspace/coverage/default/1.chip_sw_lc_ctrl_transition.1438066670 Aug 09 08:27:18 PM PDT 24 Aug 09 08:49:20 PM PDT 24 10130509569 ps
T1359 /workspace/coverage/default/0.chip_sw_keymgr_key_derivation_prod.2782599641 Aug 09 08:20:19 PM PDT 24 Aug 09 09:05:44 PM PDT 24 11638952688 ps
T237 /workspace/coverage/default/2.chip_sw_keymgr_sideload_otbn.2148573064 Aug 09 08:42:16 PM PDT 24 Aug 09 09:34:23 PM PDT 24 15359315190 ps
T1360 /workspace/coverage/default/1.chip_sw_hmac_enc_jitter_en.988509810 Aug 09 08:31:53 PM PDT 24 Aug 09 08:36:44 PM PDT 24 2672219899 ps
T75 /workspace/coverage/cover_reg_top/85.xbar_access_same_device.3252414729 Aug 09 08:09:56 PM PDT 24 Aug 09 08:10:04 PM PDT 24 61206572 ps
T76 /workspace/coverage/cover_reg_top/1.chip_tl_errors.3835973357 Aug 09 07:57:38 PM PDT 24 Aug 09 08:01:31 PM PDT 24 3757359182 ps
T77 /workspace/coverage/cover_reg_top/67.xbar_stress_all.2444336659 Aug 09 08:07:22 PM PDT 24 Aug 09 08:09:31 PM PDT 24 1665299777 ps
T133 /workspace/coverage/cover_reg_top/19.chip_same_csr_outstanding.707397891 Aug 09 07:59:47 PM PDT 24 Aug 09 08:29:05 PM PDT 24 14516069379 ps
T82 /workspace/coverage/cover_reg_top/33.xbar_random.3438958101 Aug 09 08:02:03 PM PDT 24 Aug 09 08:02:17 PM PDT 24 261747984 ps
T84 /workspace/coverage/cover_reg_top/82.xbar_smoke_zero_delays.618738305 Aug 09 08:09:20 PM PDT 24 Aug 09 08:09:27 PM PDT 24 50102176 ps
T83 /workspace/coverage/cover_reg_top/74.xbar_stress_all_with_reset_error.2169077716 Aug 09 08:08:20 PM PDT 24 Aug 09 08:10:10 PM PDT 24 531261344 ps
T152 /workspace/coverage/cover_reg_top/4.chip_csr_rw.3661194056 Aug 09 07:57:48 PM PDT 24 Aug 09 08:03:34 PM PDT 24 4830501692 ps
T452 /workspace/coverage/cover_reg_top/92.xbar_random.1080349709 Aug 09 08:10:53 PM PDT 24 Aug 09 08:11:42 PM PDT 24 599165397 ps
T559 /workspace/coverage/cover_reg_top/93.xbar_random_zero_delays.4213731248 Aug 09 08:11:05 PM PDT 24 Aug 09 08:11:29 PM PDT 24 238543146 ps
T566 /workspace/coverage/cover_reg_top/99.xbar_smoke_slow_rsp.4232899945 Aug 09 08:11:59 PM PDT 24 Aug 09 08:13:37 PM PDT 24 5956846507 ps
T564 /workspace/coverage/cover_reg_top/17.xbar_smoke_slow_rsp.3818713260 Aug 09 07:59:30 PM PDT 24 Aug 09 08:00:34 PM PDT 24 3754076172 ps
T255 /workspace/coverage/cover_reg_top/49.xbar_random_zero_delays.1013564993 Aug 09 08:04:41 PM PDT 24 Aug 09 08:04:58 PM PDT 24 164668919 ps
T464 /workspace/coverage/cover_reg_top/63.xbar_access_same_device_slow_rsp.2175210043 Aug 09 08:06:47 PM PDT 24 Aug 09 08:40:10 PM PDT 24 100932782014 ps
T256 /workspace/coverage/cover_reg_top/34.xbar_random_zero_delays.2310652343 Aug 09 08:02:20 PM PDT 24 Aug 09 08:02:30 PM PDT 24 93478765 ps
T453 /workspace/coverage/cover_reg_top/82.xbar_stress_all_with_reset_error.2869413981 Aug 09 08:09:32 PM PDT 24 Aug 09 08:12:38 PM PDT 24 2747638906 ps
T551 /workspace/coverage/cover_reg_top/31.xbar_access_same_device.127228599 Aug 09 08:01:48 PM PDT 24 Aug 09 08:02:58 PM PDT 24 1788250049 ps
T553 /workspace/coverage/cover_reg_top/77.xbar_stress_all.2456931153 Aug 09 08:08:48 PM PDT 24 Aug 09 08:10:43 PM PDT 24 3113029949 ps
T558 /workspace/coverage/cover_reg_top/8.xbar_smoke_zero_delays.3472655923 Aug 09 07:57:57 PM PDT 24 Aug 09 07:58:04 PM PDT 24 51906584 ps
T565 /workspace/coverage/cover_reg_top/95.xbar_access_same_device.2373804485 Aug 09 08:11:23 PM PDT 24 Aug 09 08:13:16 PM PDT 24 3164247480 ps
T554 /workspace/coverage/cover_reg_top/40.xbar_random_zero_delays.1295242085 Aug 09 08:03:15 PM PDT 24 Aug 09 08:03:28 PM PDT 24 121903966 ps
T556 /workspace/coverage/cover_reg_top/26.xbar_smoke_zero_delays.3593025990 Aug 09 08:01:00 PM PDT 24 Aug 09 08:01:07 PM PDT 24 49759920 ps
T454 /workspace/coverage/cover_reg_top/92.xbar_stress_all_with_reset_error.299804461 Aug 09 08:10:59 PM PDT 24 Aug 09 08:14:29 PM PDT 24 1658669212 ps
T737 /workspace/coverage/cover_reg_top/88.xbar_smoke_slow_rsp.3962744700 Aug 09 08:10:15 PM PDT 24 Aug 09 08:11:14 PM PDT 24 3466021694 ps
T561 /workspace/coverage/cover_reg_top/73.xbar_random_slow_rsp.1322171913 Aug 09 08:08:10 PM PDT 24 Aug 09 08:21:24 PM PDT 24 42969363333 ps
T557 /workspace/coverage/cover_reg_top/6.xbar_error_and_unmapped_addr.1672885154 Aug 09 07:58:00 PM PDT 24 Aug 09 07:58:11 PM PDT 24 209786429 ps
T560 /workspace/coverage/cover_reg_top/15.xbar_same_source.1897394625 Aug 09 07:59:15 PM PDT 24 Aug 09 07:59:45 PM PDT 24 413881735 ps
T1361 /workspace/coverage/cover_reg_top/98.xbar_smoke_zero_delays.3625437556 Aug 09 08:11:47 PM PDT 24 Aug 09 08:11:53 PM PDT 24 43896194 ps
T563 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_error.3530641447 Aug 09 07:59:10 PM PDT 24 Aug 09 07:59:58 PM PDT 24 521954508 ps
T830 /workspace/coverage/cover_reg_top/18.xbar_stress_all_with_reset_error.1228640500 Aug 09 07:59:49 PM PDT 24 Aug 09 08:02:44 PM PDT 24 567823872 ps
T567 /workspace/coverage/cover_reg_top/59.xbar_same_source.3998032333 Aug 09 08:06:14 PM PDT 24 Aug 09 08:06:23 PM PDT 24 96720517 ps
T715 /workspace/coverage/cover_reg_top/78.xbar_error_and_unmapped_addr.3514824432 Aug 09 08:08:54 PM PDT 24 Aug 09 08:09:20 PM PDT 24 255773115 ps
T562 /workspace/coverage/cover_reg_top/85.xbar_error_and_unmapped_addr.205654403 Aug 09 08:09:55 PM PDT 24 Aug 09 08:10:22 PM PDT 24 249031349 ps
T593 /workspace/coverage/cover_reg_top/72.xbar_random_slow_rsp.107459855 Aug 09 08:08:01 PM PDT 24 Aug 09 08:13:38 PM PDT 24 19272027754 ps
T153 /workspace/coverage/cover_reg_top/17.chip_same_csr_outstanding.3430813041 Aug 09 07:59:38 PM PDT 24 Aug 09 09:08:55 PM PDT 24 32633204183 ps
T393 /workspace/coverage/cover_reg_top/5.chip_csr_mem_rw_with_rand_reset.1190652912 Aug 09 07:57:56 PM PDT 24 Aug 09 08:10:49 PM PDT 24 10523240720 ps
T589 /workspace/coverage/cover_reg_top/62.xbar_unmapped_addr.2069510225 Aug 09 08:06:43 PM PDT 24 Aug 09 08:07:11 PM PDT 24 225514458 ps
T836 /workspace/coverage/cover_reg_top/20.xbar_access_same_device_slow_rsp.2103916706 Aug 09 08:00:09 PM PDT 24 Aug 09 08:21:57 PM PDT 24 69761101587 ps
T1362 /workspace/coverage/cover_reg_top/16.xbar_smoke.858726769 Aug 09 07:59:23 PM PDT 24 Aug 09 07:59:32 PM PDT 24 182495174 ps
T866 /workspace/coverage/cover_reg_top/19.xbar_stress_all_with_reset_error.3968449438 Aug 09 08:00:04 PM PDT 24 Aug 09 08:02:26 PM PDT 24 580483451 ps
T555 /workspace/coverage/cover_reg_top/23.xbar_stress_all_with_rand_reset.2928030513 Aug 09 08:00:48 PM PDT 24 Aug 09 08:05:53 PM PDT 24 721123978 ps
T1363 /workspace/coverage/cover_reg_top/21.xbar_smoke_slow_rsp.1438706020 Aug 09 08:00:18 PM PDT 24 Aug 09 08:02:10 PM PDT 24 6830079380 ps
T841 /workspace/coverage/cover_reg_top/41.xbar_smoke_slow_rsp.478360583 Aug 09 08:03:24 PM PDT 24 Aug 09 08:04:49 PM PDT 24 5212755934 ps
T630 /workspace/coverage/cover_reg_top/71.xbar_smoke_slow_rsp.2190958831 Aug 09 08:07:51 PM PDT 24 Aug 09 08:08:54 PM PDT 24 3795774785 ps
T1364 /workspace/coverage/cover_reg_top/51.xbar_smoke.3241940356 Aug 09 08:05:00 PM PDT 24 Aug 09 08:05:08 PM PDT 24 196657824 ps
T679 /workspace/coverage/cover_reg_top/62.xbar_error_random.1165291932 Aug 09 08:06:44 PM PDT 24 Aug 09 08:07:45 PM PDT 24 1966433153 ps
T714 /workspace/coverage/cover_reg_top/39.xbar_error_random.2301358585 Aug 09 08:03:13 PM PDT 24 Aug 09 08:03:53 PM PDT 24 536247017 ps
T694 /workspace/coverage/cover_reg_top/82.xbar_access_same_device_slow_rsp.2518829569 Aug 09 08:09:22 PM PDT 24 Aug 09 08:21:24 PM PDT 24 38774339933 ps
T853 /workspace/coverage/cover_reg_top/40.xbar_smoke_large_delays.3659250781 Aug 09 08:03:15 PM PDT 24 Aug 09 08:04:56 PM PDT 24 10068027243 ps
T1365 /workspace/coverage/cover_reg_top/18.xbar_error_and_unmapped_addr.4063985602 Aug 09 07:59:49 PM PDT 24 Aug 09 08:00:18 PM PDT 24 765614598 ps
T1366 /workspace/coverage/cover_reg_top/48.xbar_same_source.3763030607 Aug 09 08:04:32 PM PDT 24 Aug 09 08:04:42 PM PDT 24 108351556 ps
T850 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_error.1948812289 Aug 09 08:05:33 PM PDT 24 Aug 09 08:06:30 PM PDT 24 662869247 ps
T840 /workspace/coverage/cover_reg_top/75.xbar_stress_all_with_reset_error.3734902907 Aug 09 08:08:29 PM PDT 24 Aug 09 08:12:40 PM PDT 24 697317365 ps
T611 /workspace/coverage/cover_reg_top/63.xbar_smoke_zero_delays.4124574657 Aug 09 08:06:45 PM PDT 24 Aug 09 08:06:51 PM PDT 24 48320260 ps
T735 /workspace/coverage/cover_reg_top/60.xbar_smoke_large_delays.782771365 Aug 09 08:06:13 PM PDT 24 Aug 09 08:07:20 PM PDT 24 6620075043 ps
T648 /workspace/coverage/cover_reg_top/74.xbar_random_large_delays.1185476891 Aug 09 08:08:18 PM PDT 24 Aug 09 08:11:42 PM PDT 24 18515583794 ps
T736 /workspace/coverage/cover_reg_top/76.xbar_error_random.3532965442 Aug 09 08:08:37 PM PDT 24 Aug 09 08:09:49 PM PDT 24 2087780106 ps
T571 /workspace/coverage/cover_reg_top/58.xbar_random_slow_rsp.928089655 Aug 09 08:05:53 PM PDT 24 Aug 09 08:22:47 PM PDT 24 61483571282 ps
T552 /workspace/coverage/cover_reg_top/7.chip_tl_errors.1070839319 Aug 09 07:58:03 PM PDT 24 Aug 09 08:01:06 PM PDT 24 3926614120 ps
T857 /workspace/coverage/cover_reg_top/13.xbar_stress_all_with_reset_error.1463906938 Aug 09 07:59:01 PM PDT 24 Aug 09 08:01:46 PM PDT 24 681721818 ps
T575 /workspace/coverage/cover_reg_top/90.xbar_same_source.1267795238 Aug 09 08:10:36 PM PDT 24 Aug 09 08:11:10 PM PDT 24 1119456560 ps
T592 /workspace/coverage/cover_reg_top/45.xbar_random_zero_delays.3119799833 Aug 09 08:04:07 PM PDT 24 Aug 09 08:04:23 PM PDT 24 171341827 ps
T621 /workspace/coverage/cover_reg_top/50.xbar_same_source.361702198 Aug 09 08:04:52 PM PDT 24 Aug 09 08:05:13 PM PDT 24 275396113 ps
T1367 /workspace/coverage/cover_reg_top/9.xbar_error_and_unmapped_addr.4106753078 Aug 09 07:58:06 PM PDT 24 Aug 09 07:58:37 PM PDT 24 708171599 ps
T864 /workspace/coverage/cover_reg_top/89.xbar_stress_all_with_rand_reset.130697045 Aug 09 08:10:30 PM PDT 24 Aug 09 08:11:44 PM PDT 24 150836401 ps
T1368 /workspace/coverage/cover_reg_top/28.xbar_smoke.2831419619 Aug 09 08:01:12 PM PDT 24 Aug 09 08:01:18 PM PDT 24 46641518 ps
T616 /workspace/coverage/cover_reg_top/45.xbar_random.3116617473 Aug 09 08:04:06 PM PDT 24 Aug 09 08:05:26 PM PDT 24 2479989179 ps
T466 /workspace/coverage/cover_reg_top/31.xbar_stress_all_with_rand_reset.188747557 Aug 09 08:01:59 PM PDT 24 Aug 09 08:07:31 PM PDT 24 1573671038 ps
T1369 /workspace/coverage/cover_reg_top/65.xbar_smoke.1154545457 Aug 09 08:06:55 PM PDT 24 Aug 09 08:07:03 PM PDT 24 190286459 ps
T644 /workspace/coverage/cover_reg_top/55.xbar_random_slow_rsp.1394038324 Aug 09 08:05:32 PM PDT 24 Aug 09 08:07:44 PM PDT 24 7544885728 ps
T832 /workspace/coverage/cover_reg_top/96.xbar_access_same_device_slow_rsp.1910687747 Aug 09 08:11:32 PM PDT 24 Aug 09 08:36:24 PM PDT 24 79510785110 ps
T1370 /workspace/coverage/cover_reg_top/97.xbar_smoke_zero_delays.1863940942 Aug 09 08:11:33 PM PDT 24 Aug 09 08:11:39 PM PDT 24 40795878 ps
T1371 /workspace/coverage/cover_reg_top/6.xbar_random_slow_rsp.609545029 Aug 09 07:57:58 PM PDT 24 Aug 09 08:00:54 PM PDT 24 10059419672 ps
T456 /workspace/coverage/cover_reg_top/38.xbar_stress_all.1618054762 Aug 09 08:03:04 PM PDT 24 Aug 09 08:05:55 PM PDT 24 2004036994 ps
T603 /workspace/coverage/cover_reg_top/75.xbar_random.788963614 Aug 09 08:08:22 PM PDT 24 Aug 09 08:08:51 PM PDT 24 812314760 ps
T653 /workspace/coverage/cover_reg_top/34.xbar_random_slow_rsp.83614253 Aug 09 08:02:19 PM PDT 24 Aug 09 08:13:51 PM PDT 24 38365809716 ps
T497 /workspace/coverage/cover_reg_top/6.xbar_access_same_device.4250028394 Aug 09 07:57:58 PM PDT 24 Aug 09 07:59:12 PM PDT 24 1021360511 ps
T1372 /workspace/coverage/cover_reg_top/80.xbar_error_and_unmapped_addr.1145182597 Aug 09 08:09:07 PM PDT 24 Aug 09 08:09:34 PM PDT 24 257023763 ps
T1373 /workspace/coverage/cover_reg_top/28.xbar_smoke_large_delays.699514073 Aug 09 08:01:15 PM PDT 24 Aug 09 08:02:37 PM PDT 24 8323517922 ps
T599 /workspace/coverage/cover_reg_top/73.xbar_random_zero_delays.3090219958 Aug 09 08:08:10 PM PDT 24 Aug 09 08:08:29 PM PDT 24 169239137 ps
T605 /workspace/coverage/cover_reg_top/50.xbar_random_large_delays.2178419239 Aug 09 08:04:52 PM PDT 24 Aug 09 08:11:03 PM PDT 24 39419764563 ps
T517 /workspace/coverage/cover_reg_top/84.xbar_stress_all_with_rand_reset.726548065 Aug 09 08:09:52 PM PDT 24 Aug 09 08:15:09 PM PDT 24 5250751593 ps
T1374 /workspace/coverage/cover_reg_top/24.xbar_smoke_slow_rsp.1456630099 Aug 09 08:00:39 PM PDT 24 Aug 09 08:02:00 PM PDT 24 4733484680 ps
T710 /workspace/coverage/cover_reg_top/42.xbar_access_same_device.146134904 Aug 09 08:03:36 PM PDT 24 Aug 09 08:05:10 PM PDT 24 1179778981 ps
T1375 /workspace/coverage/cover_reg_top/30.xbar_error_random.2734695116 Aug 09 08:01:43 PM PDT 24 Aug 09 08:02:06 PM PDT 24 255368315 ps
T465 /workspace/coverage/cover_reg_top/73.xbar_access_same_device.1956490630 Aug 09 08:08:08 PM PDT 24 Aug 09 08:10:26 PM PDT 24 3404594071 ps
T471 /workspace/coverage/cover_reg_top/66.xbar_random.1918471670 Aug 09 08:07:11 PM PDT 24 Aug 09 08:07:50 PM PDT 24 435197112 ps
T608 /workspace/coverage/cover_reg_top/80.xbar_stress_all.2786164204 Aug 09 08:09:08 PM PDT 24 Aug 09 08:09:33 PM PDT 24 690124946 ps
T530 /workspace/coverage/cover_reg_top/88.xbar_same_source.1690575602 Aug 09 08:10:15 PM PDT 24 Aug 09 08:11:02 PM PDT 24 1551276539 ps
T1376 /workspace/coverage/cover_reg_top/73.xbar_error_random.894769798 Aug 09 08:08:14 PM PDT 24 Aug 09 08:09:09 PM PDT 24 585015957 ps
T457 /workspace/coverage/cover_reg_top/83.xbar_random_large_delays.914149429 Aug 09 08:09:48 PM PDT 24 Aug 09 08:16:36 PM PDT 24 39798413056 ps
T536 /workspace/coverage/cover_reg_top/8.xbar_same_source.2889831822 Aug 09 07:58:04 PM PDT 24 Aug 09 07:58:32 PM PDT 24 411711809 ps
T489 /workspace/coverage/cover_reg_top/18.xbar_random.161193158 Aug 09 07:59:44 PM PDT 24 Aug 09 08:00:54 PM PDT 24 1900344450 ps
T1377 /workspace/coverage/cover_reg_top/11.xbar_smoke_large_delays.1035130575 Aug 09 07:58:32 PM PDT 24 Aug 09 08:00:02 PM PDT 24 8579869327 ps
T831 /workspace/coverage/cover_reg_top/72.xbar_access_same_device_slow_rsp.1963450167 Aug 09 08:08:02 PM PDT 24 Aug 09 08:16:30 PM PDT 24 29680903225 ps
T391 /workspace/coverage/cover_reg_top/4.chip_same_csr_outstanding.1755841693 Aug 09 07:57:48 PM PDT 24 Aug 09 09:07:54 PM PDT 24 30250354916 ps
T469 /workspace/coverage/cover_reg_top/51.xbar_stress_all.1307698686 Aug 09 08:05:01 PM PDT 24 Aug 09 08:08:24 PM PDT 24 5035923142 ps
T826 /workspace/coverage/cover_reg_top/7.xbar_access_same_device.2262876988 Aug 09 07:58:03 PM PDT 24 Aug 09 07:58:43 PM PDT 24 904116200 ps
T458 /workspace/coverage/cover_reg_top/35.xbar_random_large_delays.2157631644 Aug 09 08:02:30 PM PDT 24 Aug 09 08:17:00 PM PDT 24 79274485904 ps
T716 /workspace/coverage/cover_reg_top/26.xbar_stress_all_with_reset_error.453118324 Aug 09 08:01:08 PM PDT 24 Aug 09 08:05:12 PM PDT 24 2009967293 ps
T584 /workspace/coverage/cover_reg_top/97.xbar_same_source.2488311597 Aug 09 08:11:41 PM PDT 24 Aug 09 08:12:05 PM PDT 24 308329110 ps
T617 /workspace/coverage/cover_reg_top/5.xbar_random_slow_rsp.2988494708 Aug 09 07:57:51 PM PDT 24 Aug 09 08:09:11 PM PDT 24 42905758463 ps
T541 /workspace/coverage/cover_reg_top/86.xbar_stress_all.1695242904 Aug 09 08:10:05 PM PDT 24 Aug 09 08:15:00 PM PDT 24 7959817150 ps
T618 /workspace/coverage/cover_reg_top/80.xbar_random_large_delays.2529373247 Aug 09 08:09:00 PM PDT 24 Aug 09 08:23:49 PM PDT 24 82984080912 ps
T535 /workspace/coverage/cover_reg_top/98.xbar_access_same_device_slow_rsp.2427794735 Aug 09 08:11:48 PM PDT 24 Aug 09 08:25:27 PM PDT 24 41143541039 ps
T614 /workspace/coverage/cover_reg_top/95.xbar_random_large_delays.2569241153 Aug 09 08:11:23 PM PDT 24 Aug 09 08:19:22 PM PDT 24 42650741453 ps
T1378 /workspace/coverage/cover_reg_top/89.xbar_smoke.2581951133 Aug 09 08:10:20 PM PDT 24 Aug 09 08:10:28 PM PDT 24 173013578 ps
T646 /workspace/coverage/cover_reg_top/68.xbar_random_slow_rsp.110432238 Aug 09 08:07:28 PM PDT 24 Aug 09 08:21:07 PM PDT 24 45379979492 ps
T502 /workspace/coverage/cover_reg_top/31.xbar_access_same_device_slow_rsp.2796982861 Aug 09 08:01:43 PM PDT 24 Aug 09 08:38:12 PM PDT 24 127453837674 ps
T634 /workspace/coverage/cover_reg_top/46.xbar_random_slow_rsp.2359892216 Aug 09 08:04:11 PM PDT 24 Aug 09 08:07:08 PM PDT 24 10327628471 ps
T490 /workspace/coverage/cover_reg_top/69.xbar_smoke.2313639732 Aug 09 08:07:35 PM PDT 24 Aug 09 08:07:44 PM PDT 24 194416162 ps
T581 /workspace/coverage/cover_reg_top/71.xbar_stress_all_with_rand_reset.4192429667 Aug 09 08:07:56 PM PDT 24 Aug 09 08:11:38 PM PDT 24 741260404 ps
T590 /workspace/coverage/cover_reg_top/21.xbar_random_large_delays.2463232944 Aug 09 08:00:20 PM PDT 24 Aug 09 08:18:22 PM PDT 24 106259269887 ps
T1379 /workspace/coverage/cover_reg_top/91.xbar_unmapped_addr.436722271 Aug 09 08:10:41 PM PDT 24 Aug 09 08:10:52 PM PDT 24 79374535 ps
T498 /workspace/coverage/cover_reg_top/13.xbar_stress_all.4183825602 Aug 09 07:59:01 PM PDT 24 Aug 09 08:02:52 PM PDT 24 2880112527 ps
T839 /workspace/coverage/cover_reg_top/53.xbar_access_same_device_slow_rsp.1080734244 Aug 09 08:05:28 PM PDT 24 Aug 09 08:42:13 PM PDT 24 133296182818 ps
T659 /workspace/coverage/cover_reg_top/87.xbar_smoke_large_delays.2959189656 Aug 09 08:10:04 PM PDT 24 Aug 09 08:11:17 PM PDT 24 7249058519 ps
T144 /workspace/coverage/cover_reg_top/0.chip_csr_hw_reset.779767766 Aug 09 07:57:32 PM PDT 24 Aug 09 08:01:37 PM PDT 24 4831661523 ps
T641 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_rand_reset.1221716152 Aug 09 08:00:31 PM PDT 24 Aug 09 08:04:52 PM PDT 24 1405465921 ps
T1380 /workspace/coverage/cover_reg_top/61.xbar_smoke_zero_delays.4247711062 Aug 09 08:06:32 PM PDT 24 Aug 09 08:06:37 PM PDT 24 37583852 ps
T622 /workspace/coverage/cover_reg_top/44.xbar_random_large_delays.1763075821 Aug 09 08:03:58 PM PDT 24 Aug 09 08:04:58 PM PDT 24 6195351827 ps
T827 /workspace/coverage/cover_reg_top/69.xbar_access_same_device_slow_rsp.1152701495 Aug 09 08:07:38 PM PDT 24 Aug 09 08:17:23 PM PDT 24 38958953154 ps
T392 /workspace/coverage/cover_reg_top/8.chip_same_csr_outstanding.4012793221 Aug 09 07:57:58 PM PDT 24 Aug 09 08:56:47 PM PDT 24 29676294019 ps
T1381 /workspace/coverage/cover_reg_top/84.xbar_smoke_zero_delays.3262866734 Aug 09 08:09:51 PM PDT 24 Aug 09 08:09:57 PM PDT 24 44955258 ps
T626 /workspace/coverage/cover_reg_top/85.xbar_same_source.1301011774 Aug 09 08:09:54 PM PDT 24 Aug 09 08:11:11 PM PDT 24 2667688360 ps
T512 /workspace/coverage/cover_reg_top/10.xbar_stress_all_with_rand_reset.1303713586 Aug 09 07:58:15 PM PDT 24 Aug 09 08:07:14 PM PDT 24 4377106351 ps
T1382 /workspace/coverage/cover_reg_top/98.xbar_smoke.2353597744 Aug 09 08:11:41 PM PDT 24 Aug 09 08:11:48 PM PDT 24 129691539 ps
T1383 /workspace/coverage/cover_reg_top/64.xbar_smoke_slow_rsp.3801782963 Aug 09 08:06:54 PM PDT 24 Aug 09 08:08:16 PM PDT 24 5041012006 ps
T1384 /workspace/coverage/cover_reg_top/4.xbar_stress_all.1847402994 Aug 09 07:57:53 PM PDT 24 Aug 09 07:57:57 PM PDT 24 5915986 ps
T1385 /workspace/coverage/cover_reg_top/22.xbar_error_random.2503193238 Aug 09 08:00:28 PM PDT 24 Aug 09 08:01:08 PM PDT 24 1175877862 ps
T491 /workspace/coverage/cover_reg_top/97.xbar_random_slow_rsp.3425983101 Aug 09 08:11:35 PM PDT 24 Aug 09 08:18:39 PM PDT 24 23346626221 ps
T579 /workspace/coverage/cover_reg_top/5.chip_tl_errors.1750805736 Aug 09 07:57:48 PM PDT 24 Aug 09 07:59:45 PM PDT 24 3305058238 ps
T717 /workspace/coverage/cover_reg_top/9.xbar_stress_all_with_error.1362253134 Aug 09 07:58:11 PM PDT 24 Aug 09 08:06:15 PM PDT 24 12942239474 ps
T492 /workspace/coverage/cover_reg_top/44.xbar_random_slow_rsp.3039260696 Aug 09 08:03:57 PM PDT 24 Aug 09 08:13:13 PM PDT 24 34095181859 ps
T606 /workspace/coverage/cover_reg_top/79.xbar_random.3059225518 Aug 09 08:08:55 PM PDT 24 Aug 09 08:10:12 PM PDT 24 2337675395 ps
T846 /workspace/coverage/cover_reg_top/56.xbar_access_same_device.1848718172 Aug 09 08:05:38 PM PDT 24 Aug 09 08:05:58 PM PDT 24 376076602 ps
T666 /workspace/coverage/cover_reg_top/43.xbar_stress_all_with_rand_reset.3186723839 Aug 09 08:03:50 PM PDT 24 Aug 09 08:06:06 PM PDT 24 211807897 ps
T1386 /workspace/coverage/cover_reg_top/80.xbar_error_random.3544313977 Aug 09 08:09:08 PM PDT 24 Aug 09 08:09:46 PM PDT 24 511118257 ps
T833 /workspace/coverage/cover_reg_top/32.xbar_access_same_device_slow_rsp.284069038 Aug 09 08:01:57 PM PDT 24 Aug 09 08:23:25 PM PDT 24 74077063383 ps
T663 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_rand_reset.3057571835 Aug 09 08:06:14 PM PDT 24 Aug 09 08:10:28 PM PDT 24 1531708907 ps
T1387 /workspace/coverage/cover_reg_top/17.xbar_smoke.631449441 Aug 09 07:59:30 PM PDT 24 Aug 09 07:59:36 PM PDT 24 52332953 ps
T467 /workspace/coverage/cover_reg_top/18.xbar_same_source.2539927986 Aug 09 07:59:52 PM PDT 24 Aug 09 08:00:29 PM PDT 24 567134240 ps
T1388 /workspace/coverage/cover_reg_top/68.xbar_stress_all_with_reset_error.93450031 Aug 09 08:07:35 PM PDT 24 Aug 09 08:08:03 PM PDT 24 107741186 ps
T587 /workspace/coverage/cover_reg_top/37.xbar_smoke_slow_rsp.1075470658 Aug 09 08:02:52 PM PDT 24 Aug 09 08:04:15 PM PDT 24 5103852380 ps
T1389 /workspace/coverage/cover_reg_top/1.xbar_smoke_large_delays.2020528687 Aug 09 07:57:36 PM PDT 24 Aug 09 07:59:05 PM PDT 24 8656643663 ps
T1390 /workspace/coverage/cover_reg_top/68.xbar_smoke_zero_delays.2897887380 Aug 09 08:07:25 PM PDT 24 Aug 09 08:07:32 PM PDT 24 41061790 ps
T585 /workspace/coverage/cover_reg_top/70.xbar_same_source.3958684297 Aug 09 08:07:50 PM PDT 24 Aug 09 08:08:31 PM PDT 24 558463075 ps
T607 /workspace/coverage/cover_reg_top/80.xbar_stress_all_with_reset_error.1322200682 Aug 09 08:09:08 PM PDT 24 Aug 09 08:12:49 PM PDT 24 4059298870 ps
T591 /workspace/coverage/cover_reg_top/93.xbar_unmapped_addr.741985661 Aug 09 08:11:04 PM PDT 24 Aug 09 08:11:23 PM PDT 24 374130986 ps
T1391 /workspace/coverage/cover_reg_top/86.xbar_smoke_slow_rsp.122381174 Aug 09 08:09:58 PM PDT 24 Aug 09 08:11:29 PM PDT 24 5178931415 ps
T1392 /workspace/coverage/cover_reg_top/72.xbar_error_and_unmapped_addr.2212272620 Aug 09 08:08:03 PM PDT 24 Aug 09 08:08:28 PM PDT 24 628863529 ps
T1393 /workspace/coverage/cover_reg_top/33.xbar_smoke_large_delays.2069500557 Aug 09 08:02:05 PM PDT 24 Aug 09 08:03:36 PM PDT 24 8519195766 ps
T546 /workspace/coverage/cover_reg_top/82.xbar_random_slow_rsp.544998024 Aug 09 08:09:23 PM PDT 24 Aug 09 08:22:37 PM PDT 24 43447052160 ps
T1394 /workspace/coverage/cover_reg_top/23.xbar_random_large_delays.984967748 Aug 09 08:00:35 PM PDT 24 Aug 09 08:04:34 PM PDT 24 23258959020 ps
T547 /workspace/coverage/cover_reg_top/39.xbar_random_large_delays.4189929793 Aug 09 08:03:13 PM PDT 24 Aug 09 08:06:40 PM PDT 24 19402470804 ps
T1395 /workspace/coverage/cover_reg_top/8.xbar_smoke_large_delays.3472916019 Aug 09 07:57:58 PM PDT 24 Aug 09 07:59:17 PM PDT 24 8268434501 ps
T680 /workspace/coverage/cover_reg_top/63.xbar_stress_all_with_reset_error.2220680715 Aug 09 08:06:49 PM PDT 24 Aug 09 08:11:26 PM PDT 24 2014551302 ps
T1396 /workspace/coverage/cover_reg_top/76.xbar_smoke_large_delays.2585857250 Aug 09 08:08:27 PM PDT 24 Aug 09 08:09:38 PM PDT 24 6420616155 ps
T568 /workspace/coverage/cover_reg_top/17.chip_tl_errors.2284320503 Aug 09 07:59:36 PM PDT 24 Aug 09 08:04:41 PM PDT 24 4396770442 ps
T675 /workspace/coverage/cover_reg_top/13.xbar_error_and_unmapped_addr.3350070672 Aug 09 07:58:59 PM PDT 24 Aug 09 07:59:47 PM PDT 24 1230080302 ps
T412 /workspace/coverage/cover_reg_top/1.chip_csr_bit_bash.470478431 Aug 09 07:57:43 PM PDT 24 Aug 09 09:47:10 PM PDT 24 59944788372 ps
T595 /workspace/coverage/cover_reg_top/99.xbar_smoke_zero_delays.818940067 Aug 09 08:12:00 PM PDT 24 Aug 09 08:12:07 PM PDT 24 46291609 ps
T656 /workspace/coverage/cover_reg_top/58.xbar_smoke_large_delays.2003061366 Aug 09 08:05:53 PM PDT 24 Aug 09 08:07:12 PM PDT 24 7787400149 ps
T1397 /workspace/coverage/cover_reg_top/97.xbar_smoke.157156096 Aug 09 08:11:34 PM PDT 24 Aug 09 08:11:40 PM PDT 24 41013084 ps
T838 /workspace/coverage/cover_reg_top/48.xbar_access_same_device_slow_rsp.3511901399 Aug 09 08:04:32 PM PDT 24 Aug 09 08:09:45 PM PDT 24 19044105969 ps
T847 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_reset_error.565712834 Aug 09 08:10:20 PM PDT 24 Aug 09 08:12:50 PM PDT 24 1951545231 ps
T643 /workspace/coverage/cover_reg_top/59.xbar_stress_all_with_error.4055112458 Aug 09 08:06:13 PM PDT 24 Aug 09 08:12:58 PM PDT 24 12557197162 ps
T413 /workspace/coverage/cover_reg_top/16.chip_csr_mem_rw_with_rand_reset.7001895 Aug 09 07:59:32 PM PDT 24 Aug 09 08:12:40 PM PDT 24 11835701548 ps
T682 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_error.4183706034 Aug 09 08:05:24 PM PDT 24 Aug 09 08:09:09 PM PDT 24 7002751654 ps
T470 /workspace/coverage/cover_reg_top/84.xbar_same_source.3045994780 Aug 09 08:09:48 PM PDT 24 Aug 09 08:10:13 PM PDT 24 363092889 ps
T1398 /workspace/coverage/cover_reg_top/39.xbar_smoke.2269610269 Aug 09 08:03:03 PM PDT 24 Aug 09 08:03:12 PM PDT 24 216358905 ps
T604 /workspace/coverage/cover_reg_top/17.xbar_random_slow_rsp.568607159 Aug 09 07:59:37 PM PDT 24 Aug 09 08:06:24 PM PDT 24 26284469795 ps
T1399 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_rand_reset.614950754 Aug 09 08:05:35 PM PDT 24 Aug 09 08:06:35 PM PDT 24 161420242 ps
T877 /workspace/coverage/cover_reg_top/1.xbar_stress_all_with_reset_error.413214736 Aug 09 07:57:39 PM PDT 24 Aug 09 07:58:29 PM PDT 24 234054487 ps
T569 /workspace/coverage/cover_reg_top/0.chip_tl_errors.2924188657 Aug 09 07:57:28 PM PDT 24 Aug 09 08:00:30 PM PDT 24 3240686374 ps
T625 /workspace/coverage/cover_reg_top/76.xbar_same_source.4106150539 Aug 09 08:08:37 PM PDT 24 Aug 09 08:08:51 PM PDT 24 163275382 ps
T628 /workspace/coverage/cover_reg_top/36.xbar_random.3555358170 Aug 09 08:02:40 PM PDT 24 Aug 09 08:03:29 PM PDT 24 526997035 ps
T548 /workspace/coverage/cover_reg_top/12.xbar_random_slow_rsp.2488766440 Aug 09 07:58:46 PM PDT 24 Aug 09 08:20:04 PM PDT 24 70242936435 ps
T1400 /workspace/coverage/cover_reg_top/94.xbar_smoke_slow_rsp.467198662 Aug 09 08:11:13 PM PDT 24 Aug 09 08:12:33 PM PDT 24 4817371278 ps
T665 /workspace/coverage/cover_reg_top/20.xbar_stress_all_with_error.3238335735 Aug 09 08:00:13 PM PDT 24 Aug 09 08:07:05 PM PDT 24 12233407912 ps
T577 /workspace/coverage/cover_reg_top/33.xbar_random_large_delays.2160050203 Aug 09 08:02:14 PM PDT 24 Aug 09 08:22:10 PM PDT 24 114584625671 ps
T664 /workspace/coverage/cover_reg_top/8.xbar_random.1122785499 Aug 09 07:58:10 PM PDT 24 Aug 09 07:59:11 PM PDT 24 1609650463 ps
T532 /workspace/coverage/cover_reg_top/34.xbar_stress_all_with_rand_reset.4154963361 Aug 09 08:02:30 PM PDT 24 Aug 09 08:06:23 PM PDT 24 2329935393 ps
T1401 /workspace/coverage/cover_reg_top/69.xbar_access_same_device.2802746293 Aug 09 08:07:33 PM PDT 24 Aug 09 08:07:45 PM PDT 24 196800469 ps
T1402 /workspace/coverage/cover_reg_top/7.xbar_smoke_large_delays.2470191875 Aug 09 07:57:57 PM PDT 24 Aug 09 07:59:34 PM PDT 24 9711499092 ps
T627 /workspace/coverage/cover_reg_top/42.xbar_random.685447113 Aug 09 08:03:36 PM PDT 24 Aug 09 08:04:31 PM PDT 24 1388108042 ps
T638 /workspace/coverage/cover_reg_top/36.xbar_random_large_delays.3673298270 Aug 09 08:02:37 PM PDT 24 Aug 09 08:04:31 PM PDT 24 11294473074 ps
T1403 /workspace/coverage/cover_reg_top/78.xbar_smoke.650475670 Aug 09 08:08:46 PM PDT 24 Aug 09 08:08:53 PM PDT 24 46177751 ps
T523 /workspace/coverage/cover_reg_top/14.xbar_same_source.979256014 Aug 09 07:59:11 PM PDT 24 Aug 09 07:59:50 PM PDT 24 1452795809 ps
T851 /workspace/coverage/cover_reg_top/16.xbar_access_same_device.1690326245 Aug 09 07:59:24 PM PDT 24 Aug 09 07:59:45 PM PDT 24 518348377 ps
T1404 /workspace/coverage/cover_reg_top/80.xbar_smoke_zero_delays.991234710 Aug 09 08:09:03 PM PDT 24 Aug 09 08:09:09 PM PDT 24 48862522 ps
T844 /workspace/coverage/cover_reg_top/99.xbar_access_same_device_slow_rsp.2683235172 Aug 09 08:12:09 PM PDT 24 Aug 09 08:26:41 PM PDT 24 47951879616 ps
T615 /workspace/coverage/cover_reg_top/65.xbar_random.3234035888 Aug 09 08:07:02 PM PDT 24 Aug 09 08:08:09 PM PDT 24 1858353511 ps
T852 /workspace/coverage/cover_reg_top/40.xbar_stress_all_with_error.1057843255 Aug 09 08:03:17 PM PDT 24 Aug 09 08:08:53 PM PDT 24 8992565200 ps
T1405 /workspace/coverage/cover_reg_top/97.xbar_error_random.2442483991 Aug 09 08:11:43 PM PDT 24 Aug 09 08:11:55 PM PDT 24 268122775 ps
T524 /workspace/coverage/cover_reg_top/46.xbar_same_source.1524347444 Aug 09 08:04:14 PM PDT 24 Aug 09 08:05:36 PM PDT 24 2752480460 ps
T1406 /workspace/coverage/cover_reg_top/23.xbar_error_and_unmapped_addr.2163938140 Aug 09 08:00:47 PM PDT 24 Aug 09 08:01:02 PM PDT 24 274675136 ps
T1407 /workspace/coverage/cover_reg_top/58.xbar_access_same_device.3404263476 Aug 09 08:06:10 PM PDT 24 Aug 09 08:06:38 PM PDT 24 585565783 ps
T1408 /workspace/coverage/cover_reg_top/96.xbar_smoke_slow_rsp.490065432 Aug 09 08:11:28 PM PDT 24 Aug 09 08:13:10 PM PDT 24 5856305729 ps
T854 /workspace/coverage/cover_reg_top/99.xbar_stress_all_with_error.4263519066 Aug 09 08:12:07 PM PDT 24 Aug 09 08:16:42 PM PDT 24 6938454728 ps
T1409 /workspace/coverage/cover_reg_top/38.xbar_unmapped_addr.3113384711 Aug 09 08:03:03 PM PDT 24 Aug 09 08:03:25 PM PDT 24 463211944 ps
T1410 /workspace/coverage/cover_reg_top/25.xbar_smoke.1605559780 Aug 09 08:00:54 PM PDT 24 Aug 09 08:01:03 PM PDT 24 202327115 ps
T828 /workspace/coverage/cover_reg_top/94.xbar_stress_all_with_error.567935083 Aug 09 08:11:15 PM PDT 24 Aug 09 08:14:41 PM PDT 24 2593702588 ps
T1411 /workspace/coverage/cover_reg_top/31.xbar_stress_all_with_reset_error.2682756065 Aug 09 08:02:00 PM PDT 24 Aug 09 08:02:04 PM PDT 24 7461569 ps
T862 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_reset_error.3140147614 Aug 09 08:05:39 PM PDT 24 Aug 09 08:15:29 PM PDT 24 9652511094 ps
T1412 /workspace/coverage/cover_reg_top/32.xbar_random_slow_rsp.190182316 Aug 09 08:01:59 PM PDT 24 Aug 09 08:11:52 PM PDT 24 37145853942 ps
T629 /workspace/coverage/cover_reg_top/83.xbar_smoke_large_delays.3535897129 Aug 09 08:09:28 PM PDT 24 Aug 09 08:10:39 PM PDT 24 6688625063 ps
T696 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_error.3291509623 Aug 09 08:11:40 PM PDT 24 Aug 09 08:16:37 PM PDT 24 8232274278 ps
T1413 /workspace/coverage/cover_reg_top/95.xbar_stress_all_with_reset_error.1146538990 Aug 09 08:11:30 PM PDT 24 Aug 09 08:12:26 PM PDT 24 259448895 ps
T651 /workspace/coverage/cover_reg_top/13.xbar_random.97562555 Aug 09 07:59:02 PM PDT 24 Aug 09 07:59:56 PM PDT 24 1531682812 ps
T642 /workspace/coverage/cover_reg_top/57.xbar_unmapped_addr.1959501573 Aug 09 08:05:58 PM PDT 24 Aug 09 08:06:42 PM PDT 24 1073566450 ps
T576 /workspace/coverage/cover_reg_top/32.xbar_unmapped_addr.3443038579 Aug 09 08:01:58 PM PDT 24 Aug 09 08:02:14 PM PDT 24 104534701 ps
T582 /workspace/coverage/cover_reg_top/12.xbar_random_large_delays.1569774705 Aug 09 07:58:47 PM PDT 24 Aug 09 08:16:40 PM PDT 24 104599217638 ps
T620 /workspace/coverage/cover_reg_top/77.xbar_random_slow_rsp.3702002051 Aug 09 08:08:42 PM PDT 24 Aug 09 08:28:52 PM PDT 24 65734201565 ps
T414 /workspace/coverage/cover_reg_top/13.chip_csr_rw.3032618673 Aug 09 07:59:11 PM PDT 24 Aug 09 08:11:00 PM PDT 24 6099120878 ps
T1414 /workspace/coverage/cover_reg_top/52.xbar_error_and_unmapped_addr.3530390301 Aug 09 08:05:14 PM PDT 24 Aug 09 08:05:45 PM PDT 24 815350538 ps
T1415 /workspace/coverage/cover_reg_top/29.xbar_smoke_zero_delays.3432539458 Aug 09 08:01:25 PM PDT 24 Aug 09 08:01:31 PM PDT 24 42543270 ps
T668 /workspace/coverage/cover_reg_top/57.xbar_random.994829188 Aug 09 08:05:44 PM PDT 24 Aug 09 08:06:21 PM PDT 24 515940759 ps
T1416 /workspace/coverage/cover_reg_top/43.xbar_error_random.3179671607 Aug 09 08:03:49 PM PDT 24 Aug 09 08:05:00 PM PDT 24 2485533232 ps
T525 /workspace/coverage/cover_reg_top/4.xbar_smoke_large_delays.2612690002 Aug 09 07:57:49 PM PDT 24 Aug 09 07:59:03 PM PDT 24 7227433918 ps
T480 /workspace/coverage/cover_reg_top/42.xbar_random_large_delays.1607055855 Aug 09 08:03:40 PM PDT 24 Aug 09 08:07:06 PM PDT 24 19406687851 ps
T658 /workspace/coverage/cover_reg_top/66.xbar_unmapped_addr.2428745423 Aug 09 08:07:11 PM PDT 24 Aug 09 08:08:00 PM PDT 24 1107209788 ps
T428 /workspace/coverage/cover_reg_top/11.chip_csr_rw.831911739 Aug 09 07:58:33 PM PDT 24 Aug 09 08:03:45 PM PDT 24 4759845440 ps
T493 /workspace/coverage/cover_reg_top/67.xbar_random_zero_delays.2386003893 Aug 09 08:07:20 PM PDT 24 Aug 09 08:07:40 PM PDT 24 227718750 ps
T632 /workspace/coverage/cover_reg_top/18.xbar_smoke_large_delays.2287374482 Aug 09 07:59:46 PM PDT 24 Aug 09 08:00:50 PM PDT 24 6654482905 ps
T1417 /workspace/coverage/cover_reg_top/5.xbar_random_large_delays.2758615771 Aug 09 07:57:52 PM PDT 24 Aug 09 08:03:18 PM PDT 24 33158544009 ps
T1418 /workspace/coverage/cover_reg_top/65.xbar_access_same_device.612706357 Aug 09 08:07:01 PM PDT 24 Aug 09 08:07:28 PM PDT 24 476123864 ps
T570 /workspace/coverage/cover_reg_top/2.chip_tl_errors.1215986847 Aug 09 07:57:50 PM PDT 24 Aug 09 08:04:24 PM PDT 24 4709406520 ps
T1419 /workspace/coverage/cover_reg_top/14.xbar_stress_all_with_rand_reset.1311616443 Aug 09 07:59:16 PM PDT 24 Aug 09 08:00:07 PM PDT 24 187921517 ps
T1420 /workspace/coverage/cover_reg_top/69.xbar_smoke_large_delays.1921048458 Aug 09 08:07:37 PM PDT 24 Aug 09 08:09:22 PM PDT 24 9880254345 ps
T533 /workspace/coverage/cover_reg_top/14.xbar_random_slow_rsp.1178133633 Aug 09 07:59:07 PM PDT 24 Aug 09 08:16:21 PM PDT 24 58193188091 ps
T1421 /workspace/coverage/cover_reg_top/99.xbar_error_random.1719139334 Aug 09 08:12:07 PM PDT 24 Aug 09 08:12:19 PM PDT 24 120662920 ps
T1422 /workspace/coverage/cover_reg_top/57.xbar_smoke_large_delays.1736955446 Aug 09 08:05:45 PM PDT 24 Aug 09 08:07:26 PM PDT 24 9895820198 ps
T460 /workspace/coverage/cover_reg_top/15.chip_csr_rw.1459128076 Aug 09 07:59:15 PM PDT 24 Aug 09 08:02:59 PM PDT 24 3823404318 ps
T515 /workspace/coverage/cover_reg_top/79.xbar_random_large_delays.838229413 Aug 09 08:08:53 PM PDT 24 Aug 09 08:25:36 PM PDT 24 83426371006 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%