Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.09 95.46 93.86 95.44 94.60 97.53 99.61


Total test records in report: 2935
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html | tests61.html | tests62.html

T1586 /workspace/coverage/cover_reg_top/98.xbar_random_slow_rsp.948522247 Aug 09 08:11:47 PM PDT 24 Aug 09 08:30:06 PM PDT 24 61571300893 ps
T1587 /workspace/coverage/cover_reg_top/52.xbar_error_random.2622491040 Aug 09 08:05:17 PM PDT 24 Aug 09 08:05:25 PM PDT 24 136643789 ps
T1588 /workspace/coverage/cover_reg_top/46.xbar_access_same_device_slow_rsp.3200014132 Aug 09 08:04:16 PM PDT 24 Aug 09 08:38:37 PM PDT 24 115178443528 ps
T1589 /workspace/coverage/cover_reg_top/73.xbar_smoke_large_delays.226774469 Aug 09 08:08:07 PM PDT 24 Aug 09 08:10:00 PM PDT 24 10152094359 ps
T1590 /workspace/coverage/cover_reg_top/14.xbar_random_large_delays.256949653 Aug 09 07:59:07 PM PDT 24 Aug 09 08:03:08 PM PDT 24 22920284324 ps
T475 /workspace/coverage/cover_reg_top/50.xbar_access_same_device.1249704230 Aug 09 08:04:52 PM PDT 24 Aug 09 08:06:24 PM PDT 24 2279015473 ps
T583 /workspace/coverage/cover_reg_top/15.chip_tl_errors.2077736524 Aug 09 07:59:15 PM PDT 24 Aug 09 08:03:20 PM PDT 24 3597944070 ps
T879 /workspace/coverage/cover_reg_top/83.xbar_stress_all_with_reset_error.1295156346 Aug 09 08:09:48 PM PDT 24 Aug 09 08:12:47 PM PDT 24 741478538 ps
T1591 /workspace/coverage/cover_reg_top/69.xbar_random_zero_delays.327458207 Aug 09 08:07:35 PM PDT 24 Aug 09 08:07:54 PM PDT 24 190132344 ps
T1592 /workspace/coverage/cover_reg_top/41.xbar_access_same_device.1162017900 Aug 09 08:03:31 PM PDT 24 Aug 09 08:04:45 PM PDT 24 1838184388 ps
T1593 /workspace/coverage/cover_reg_top/2.xbar_random_slow_rsp.1136299500 Aug 09 07:57:45 PM PDT 24 Aug 09 08:15:19 PM PDT 24 61595375282 ps
T1594 /workspace/coverage/cover_reg_top/55.xbar_error_and_unmapped_addr.1748152984 Aug 09 08:05:32 PM PDT 24 Aug 09 08:05:53 PM PDT 24 531251306 ps
T1595 /workspace/coverage/cover_reg_top/95.xbar_smoke.789110109 Aug 09 08:11:17 PM PDT 24 Aug 09 08:11:26 PM PDT 24 207401344 ps
T1596 /workspace/coverage/cover_reg_top/2.xbar_stress_all_with_rand_reset.2481825157 Aug 09 07:57:40 PM PDT 24 Aug 09 07:58:00 PM PDT 24 92373415 ps
T1597 /workspace/coverage/cover_reg_top/1.xbar_random_large_delays.2653755132 Aug 09 07:57:43 PM PDT 24 Aug 09 08:04:02 PM PDT 24 40235826069 ps
T1598 /workspace/coverage/cover_reg_top/78.xbar_smoke_slow_rsp.2342625850 Aug 09 08:08:46 PM PDT 24 Aug 09 08:09:57 PM PDT 24 4011856214 ps
T1599 /workspace/coverage/cover_reg_top/42.xbar_smoke.167780021 Aug 09 08:03:39 PM PDT 24 Aug 09 08:03:46 PM PDT 24 151667547 ps
T1600 /workspace/coverage/cover_reg_top/54.xbar_smoke.3189468722 Aug 09 08:05:28 PM PDT 24 Aug 09 08:05:36 PM PDT 24 194595763 ps
T1601 /workspace/coverage/cover_reg_top/0.xbar_smoke_large_delays.1582877391 Aug 09 07:57:34 PM PDT 24 Aug 09 07:58:59 PM PDT 24 8098726485 ps
T1602 /workspace/coverage/cover_reg_top/55.xbar_smoke.2988691397 Aug 09 08:05:38 PM PDT 24 Aug 09 08:05:44 PM PDT 24 41433951 ps
T1603 /workspace/coverage/cover_reg_top/26.xbar_smoke_large_delays.1106680574 Aug 09 08:00:57 PM PDT 24 Aug 09 08:02:42 PM PDT 24 10661085617 ps
T1604 /workspace/coverage/cover_reg_top/23.xbar_same_source.2058589922 Aug 09 08:00:40 PM PDT 24 Aug 09 08:01:23 PM PDT 24 1414843975 ps
T1605 /workspace/coverage/cover_reg_top/37.xbar_random_large_delays.2372190726 Aug 09 08:02:50 PM PDT 24 Aug 09 08:12:06 PM PDT 24 56166001734 ps
T1606 /workspace/coverage/cover_reg_top/8.chip_csr_mem_rw_with_rand_reset.4079620836 Aug 09 07:58:12 PM PDT 24 Aug 09 08:05:52 PM PDT 24 6531432904 ps
T1607 /workspace/coverage/cover_reg_top/78.xbar_same_source.2035258623 Aug 09 08:08:49 PM PDT 24 Aug 09 08:09:24 PM PDT 24 1176541844 ps
T1608 /workspace/coverage/cover_reg_top/33.xbar_random_slow_rsp.3385174173 Aug 09 08:02:10 PM PDT 24 Aug 09 08:13:25 PM PDT 24 39637662733 ps
T1609 /workspace/coverage/cover_reg_top/65.xbar_random_large_delays.1606491438 Aug 09 08:07:01 PM PDT 24 Aug 09 08:17:23 PM PDT 24 55270862819 ps
T1610 /workspace/coverage/cover_reg_top/58.xbar_unmapped_addr.1589433635 Aug 09 08:06:12 PM PDT 24 Aug 09 08:06:43 PM PDT 24 272744967 ps
T1611 /workspace/coverage/cover_reg_top/33.xbar_stress_all.2608219126 Aug 09 08:02:10 PM PDT 24 Aug 09 08:02:52 PM PDT 24 1243327031 ps
T1612 /workspace/coverage/cover_reg_top/96.xbar_random.1298508090 Aug 09 08:11:29 PM PDT 24 Aug 09 08:12:20 PM PDT 24 1398815830 ps
T1613 /workspace/coverage/cover_reg_top/35.xbar_error_random.2760878849 Aug 09 08:02:32 PM PDT 24 Aug 09 08:02:58 PM PDT 24 336658281 ps
T531 /workspace/coverage/cover_reg_top/77.xbar_same_source.1029926219 Aug 09 08:08:41 PM PDT 24 Aug 09 08:09:56 PM PDT 24 2485448752 ps
T1614 /workspace/coverage/cover_reg_top/52.xbar_smoke_slow_rsp.3529174741 Aug 09 08:05:07 PM PDT 24 Aug 09 08:06:24 PM PDT 24 4522328065 ps
T1615 /workspace/coverage/cover_reg_top/68.xbar_unmapped_addr.998584455 Aug 09 08:07:27 PM PDT 24 Aug 09 08:07:39 PM PDT 24 229647311 ps
T1616 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_error.325320983 Aug 09 08:08:15 PM PDT 24 Aug 09 08:08:27 PM PDT 24 148373853 ps
T514 /workspace/coverage/cover_reg_top/49.xbar_stress_all_with_rand_reset.476839981 Aug 09 08:04:46 PM PDT 24 Aug 09 08:15:39 PM PDT 24 14899186097 ps
T1617 /workspace/coverage/cover_reg_top/13.xbar_error_random.1952160263 Aug 09 07:59:03 PM PDT 24 Aug 09 07:59:14 PM PDT 24 118236456 ps
T484 /workspace/coverage/cover_reg_top/5.xbar_stress_all.3142310394 Aug 09 07:58:00 PM PDT 24 Aug 09 07:58:56 PM PDT 24 766058674 ps
T1618 /workspace/coverage/cover_reg_top/69.xbar_random.1490550473 Aug 09 08:07:34 PM PDT 24 Aug 09 08:08:21 PM PDT 24 1176151856 ps
T1619 /workspace/coverage/cover_reg_top/99.xbar_unmapped_addr.2902197960 Aug 09 08:12:07 PM PDT 24 Aug 09 08:12:23 PM PDT 24 339036707 ps
T1620 /workspace/coverage/cover_reg_top/52.xbar_access_same_device_slow_rsp.1955479731 Aug 09 08:05:10 PM PDT 24 Aug 09 08:13:14 PM PDT 24 27743879186 ps
T660 /workspace/coverage/cover_reg_top/20.xbar_access_same_device.131436733 Aug 09 08:00:08 PM PDT 24 Aug 09 08:01:28 PM PDT 24 1924744263 ps
T1621 /workspace/coverage/cover_reg_top/93.xbar_smoke.1034683221 Aug 09 08:11:01 PM PDT 24 Aug 09 08:11:10 PM PDT 24 209843233 ps
T1622 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_error.3488732347 Aug 09 08:00:50 PM PDT 24 Aug 09 08:06:39 PM PDT 24 9827823917 ps
T1623 /workspace/coverage/cover_reg_top/97.xbar_stress_all_with_error.3530359875 Aug 09 08:11:41 PM PDT 24 Aug 09 08:12:43 PM PDT 24 1648132122 ps
T400 /workspace/coverage/cover_reg_top/3.chip_csr_aliasing.3058986880 Aug 09 07:57:52 PM PDT 24 Aug 09 09:28:20 PM PDT 24 31866324920 ps
T1624 /workspace/coverage/cover_reg_top/30.xbar_random_slow_rsp.161741332 Aug 09 08:01:40 PM PDT 24 Aug 09 08:10:31 PM PDT 24 31935659402 ps
T1625 /workspace/coverage/cover_reg_top/9.xbar_smoke_slow_rsp.3101986697 Aug 09 07:58:09 PM PDT 24 Aug 09 08:00:09 PM PDT 24 6864000566 ps
T1626 /workspace/coverage/cover_reg_top/65.xbar_stress_all_with_reset_error.3675194274 Aug 09 08:07:02 PM PDT 24 Aug 09 08:16:50 PM PDT 24 6228609806 ps
T873 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_reset_error.4033369649 Aug 09 08:10:00 PM PDT 24 Aug 09 08:14:29 PM PDT 24 3691356757 ps
T482 /workspace/coverage/cover_reg_top/62.xbar_stress_all.2949812450 Aug 09 08:06:44 PM PDT 24 Aug 09 08:15:45 PM PDT 24 15767976191 ps
T1627 /workspace/coverage/cover_reg_top/82.xbar_smoke.3862343942 Aug 09 08:09:23 PM PDT 24 Aug 09 08:09:30 PM PDT 24 143474381 ps
T1628 /workspace/coverage/cover_reg_top/87.xbar_error_random.2965895650 Aug 09 08:10:14 PM PDT 24 Aug 09 08:10:30 PM PDT 24 176092242 ps
T542 /workspace/coverage/cover_reg_top/37.xbar_stress_all.2574909184 Aug 09 08:02:58 PM PDT 24 Aug 09 08:05:56 PM PDT 24 4484034863 ps
T623 /workspace/coverage/cover_reg_top/36.xbar_random_zero_delays.364464593 Aug 09 08:02:37 PM PDT 24 Aug 09 08:03:07 PM PDT 24 337384862 ps
T1629 /workspace/coverage/cover_reg_top/54.xbar_random_slow_rsp.4254389051 Aug 09 08:05:28 PM PDT 24 Aug 09 08:09:35 PM PDT 24 15541248100 ps
T1630 /workspace/coverage/cover_reg_top/44.xbar_access_same_device_slow_rsp.2379264436 Aug 09 08:03:57 PM PDT 24 Aug 09 08:08:16 PM PDT 24 15540391795 ps
T516 /workspace/coverage/cover_reg_top/82.xbar_stress_all_with_rand_reset.4074049448 Aug 09 08:09:32 PM PDT 24 Aug 09 08:16:42 PM PDT 24 4601213331 ps
T1631 /workspace/coverage/cover_reg_top/42.xbar_error_random.278296403 Aug 09 08:03:35 PM PDT 24 Aug 09 08:03:46 PM PDT 24 103867422 ps
T1632 /workspace/coverage/cover_reg_top/62.xbar_smoke_zero_delays.2538521854 Aug 09 08:06:42 PM PDT 24 Aug 09 08:06:49 PM PDT 24 55835052 ps
T1633 /workspace/coverage/cover_reg_top/32.xbar_same_source.4255037940 Aug 09 08:01:59 PM PDT 24 Aug 09 08:02:20 PM PDT 24 246237059 ps
T1634 /workspace/coverage/cover_reg_top/5.xbar_smoke_large_delays.4036250034 Aug 09 07:57:47 PM PDT 24 Aug 09 07:59:10 PM PDT 24 8127321857 ps
T1635 /workspace/coverage/cover_reg_top/41.xbar_error_random.3131714550 Aug 09 08:03:33 PM PDT 24 Aug 09 08:03:44 PM PDT 24 102086825 ps
T1636 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_rand_reset.3683741792 Aug 09 08:02:33 PM PDT 24 Aug 09 08:03:12 PM PDT 24 248541387 ps
T1637 /workspace/coverage/cover_reg_top/61.xbar_access_same_device.944981876 Aug 09 08:06:31 PM PDT 24 Aug 09 08:07:39 PM PDT 24 1921780588 ps
T1638 /workspace/coverage/cover_reg_top/43.xbar_error_and_unmapped_addr.1047632630 Aug 09 08:03:50 PM PDT 24 Aug 09 08:03:58 PM PDT 24 41149646 ps
T1639 /workspace/coverage/cover_reg_top/1.chip_prim_tl_access.3700505821 Aug 09 07:57:39 PM PDT 24 Aug 09 08:02:31 PM PDT 24 8465890050 ps
T670 /workspace/coverage/cover_reg_top/78.xbar_unmapped_addr.2788570024 Aug 09 08:08:47 PM PDT 24 Aug 09 08:09:16 PM PDT 24 260918503 ps
T1640 /workspace/coverage/cover_reg_top/73.xbar_error_and_unmapped_addr.2956785464 Aug 09 08:08:18 PM PDT 24 Aug 09 08:09:04 PM PDT 24 1255546170 ps
T1641 /workspace/coverage/cover_reg_top/30.xbar_stress_all_with_rand_reset.2388703233 Aug 09 08:01:43 PM PDT 24 Aug 09 08:02:17 PM PDT 24 72724010 ps
T1642 /workspace/coverage/cover_reg_top/12.xbar_smoke_slow_rsp.3772503889 Aug 09 07:58:39 PM PDT 24 Aug 09 08:00:14 PM PDT 24 5668233669 ps
T1643 /workspace/coverage/cover_reg_top/35.xbar_smoke_large_delays.14150747 Aug 09 08:02:23 PM PDT 24 Aug 09 08:03:53 PM PDT 24 8905739806 ps
T1644 /workspace/coverage/cover_reg_top/32.xbar_random.1590111253 Aug 09 08:02:00 PM PDT 24 Aug 09 08:02:24 PM PDT 24 286395939 ps
T1645 /workspace/coverage/cover_reg_top/2.chip_prim_tl_access.1982747359 Aug 09 07:57:41 PM PDT 24 Aug 09 08:05:40 PM PDT 24 9473615730 ps
T1646 /workspace/coverage/cover_reg_top/39.xbar_random_zero_delays.2975172107 Aug 09 08:03:01 PM PDT 24 Aug 09 08:03:40 PM PDT 24 408292845 ps
T1647 /workspace/coverage/cover_reg_top/68.xbar_smoke_slow_rsp.4210804179 Aug 09 08:07:28 PM PDT 24 Aug 09 08:09:00 PM PDT 24 6114287950 ps
T1648 /workspace/coverage/cover_reg_top/0.xbar_smoke.3109354366 Aug 09 07:57:28 PM PDT 24 Aug 09 07:57:37 PM PDT 24 203576119 ps
T594 /workspace/coverage/cover_reg_top/27.chip_tl_errors.2928403336 Aug 09 08:01:04 PM PDT 24 Aug 09 08:03:10 PM PDT 24 2566513826 ps
T529 /workspace/coverage/cover_reg_top/43.xbar_unmapped_addr.681353817 Aug 09 08:03:57 PM PDT 24 Aug 09 08:04:28 PM PDT 24 271912508 ps
T1649 /workspace/coverage/cover_reg_top/66.xbar_random_zero_delays.2106531885 Aug 09 08:07:09 PM PDT 24 Aug 09 08:08:01 PM PDT 24 568360755 ps
T1650 /workspace/coverage/cover_reg_top/64.xbar_smoke_zero_delays.396078814 Aug 09 08:06:55 PM PDT 24 Aug 09 08:07:01 PM PDT 24 46855092 ps
T588 /workspace/coverage/cover_reg_top/68.xbar_stress_all.1155127990 Aug 09 08:07:31 PM PDT 24 Aug 09 08:11:51 PM PDT 24 7985271925 ps
T1651 /workspace/coverage/cover_reg_top/13.xbar_smoke_zero_delays.3986149014 Aug 09 07:58:59 PM PDT 24 Aug 09 07:59:05 PM PDT 24 47307980 ps
T865 /workspace/coverage/cover_reg_top/69.xbar_stress_all_with_rand_reset.801697101 Aug 09 08:07:36 PM PDT 24 Aug 09 08:14:19 PM PDT 24 3228073622 ps
T1652 /workspace/coverage/cover_reg_top/0.xbar_error_random.2215971000 Aug 09 07:57:34 PM PDT 24 Aug 09 07:57:52 PM PDT 24 237762990 ps
T1653 /workspace/coverage/cover_reg_top/93.xbar_smoke_zero_delays.1770856790 Aug 09 08:10:59 PM PDT 24 Aug 09 08:11:05 PM PDT 24 48335100 ps
T1654 /workspace/coverage/cover_reg_top/66.xbar_error_random.801507240 Aug 09 08:07:11 PM PDT 24 Aug 09 08:08:35 PM PDT 24 2608912578 ps
T1655 /workspace/coverage/cover_reg_top/66.xbar_stress_all_with_error.2913035960 Aug 09 08:07:19 PM PDT 24 Aug 09 08:11:11 PM PDT 24 6609311444 ps
T609 /workspace/coverage/cover_reg_top/95.xbar_random_zero_delays.1179436075 Aug 09 08:11:18 PM PDT 24 Aug 09 08:11:40 PM PDT 24 216532451 ps
T1656 /workspace/coverage/cover_reg_top/87.xbar_random_large_delays.2565215663 Aug 09 08:10:15 PM PDT 24 Aug 09 08:13:13 PM PDT 24 17409659847 ps
T1657 /workspace/coverage/cover_reg_top/19.chip_csr_rw.2398643941 Aug 09 08:00:02 PM PDT 24 Aug 09 08:09:11 PM PDT 24 6031297508 ps
T1658 /workspace/coverage/cover_reg_top/1.xbar_access_same_device_slow_rsp.1645915429 Aug 09 07:57:41 PM PDT 24 Aug 09 08:45:24 PM PDT 24 166370731524 ps
T1659 /workspace/coverage/cover_reg_top/60.xbar_smoke_zero_delays.2732955642 Aug 09 08:06:13 PM PDT 24 Aug 09 08:06:20 PM PDT 24 55084045 ps
T1660 /workspace/coverage/cover_reg_top/66.xbar_smoke.1637710498 Aug 09 08:07:00 PM PDT 24 Aug 09 08:07:10 PM PDT 24 208363735 ps
T1661 /workspace/coverage/cover_reg_top/90.xbar_error_random.3136974329 Aug 09 08:10:36 PM PDT 24 Aug 09 08:11:57 PM PDT 24 2483440530 ps
T1662 /workspace/coverage/cover_reg_top/51.xbar_smoke_slow_rsp.1661020012 Aug 09 08:04:58 PM PDT 24 Aug 09 08:06:29 PM PDT 24 5585201805 ps
T1663 /workspace/coverage/cover_reg_top/49.xbar_smoke_zero_delays.990845219 Aug 09 08:04:38 PM PDT 24 Aug 09 08:04:44 PM PDT 24 43874870 ps
T1664 /workspace/coverage/cover_reg_top/16.xbar_random_zero_delays.3521921140 Aug 09 07:59:23 PM PDT 24 Aug 09 08:00:04 PM PDT 24 391409724 ps
T1665 /workspace/coverage/cover_reg_top/96.xbar_error_and_unmapped_addr.3317572973 Aug 09 08:11:40 PM PDT 24 Aug 09 08:12:29 PM PDT 24 1334247914 ps
T1666 /workspace/coverage/cover_reg_top/9.xbar_smoke_large_delays.4202031976 Aug 09 07:58:26 PM PDT 24 Aug 09 07:59:53 PM PDT 24 7984790613 ps
T1667 /workspace/coverage/cover_reg_top/18.xbar_stress_all_with_error.3034481350 Aug 09 07:59:50 PM PDT 24 Aug 09 08:02:32 PM PDT 24 4606908449 ps
T1668 /workspace/coverage/cover_reg_top/38.xbar_stress_all_with_error.3582556123 Aug 09 08:03:04 PM PDT 24 Aug 09 08:06:02 PM PDT 24 2605316634 ps
T1669 /workspace/coverage/cover_reg_top/53.xbar_random_zero_delays.563629416 Aug 09 08:05:19 PM PDT 24 Aug 09 08:06:02 PM PDT 24 496210467 ps
T1670 /workspace/coverage/cover_reg_top/19.chip_csr_mem_rw_with_rand_reset.445540094 Aug 09 08:00:04 PM PDT 24 Aug 09 08:09:09 PM PDT 24 5989291670 ps
T1671 /workspace/coverage/cover_reg_top/65.xbar_stress_all_with_rand_reset.707469695 Aug 09 08:07:03 PM PDT 24 Aug 09 08:07:57 PM PDT 24 237177826 ps
T539 /workspace/coverage/cover_reg_top/70.xbar_random.794337173 Aug 09 08:07:43 PM PDT 24 Aug 09 08:08:26 PM PDT 24 1355738351 ps
T1672 /workspace/coverage/cover_reg_top/78.xbar_stress_all_with_error.3320850057 Aug 09 08:08:53 PM PDT 24 Aug 09 08:10:55 PM PDT 24 3327007544 ps
T1673 /workspace/coverage/cover_reg_top/13.xbar_random_zero_delays.3320637188 Aug 09 07:59:01 PM PDT 24 Aug 09 07:59:26 PM PDT 24 273752045 ps
T1674 /workspace/coverage/cover_reg_top/67.xbar_stress_all_with_rand_reset.2204728566 Aug 09 08:07:20 PM PDT 24 Aug 09 08:11:48 PM PDT 24 644105723 ps
T545 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_rand_reset.3412161804 Aug 09 08:10:03 PM PDT 24 Aug 09 08:18:08 PM PDT 24 5771733821 ps
T1675 /workspace/coverage/cover_reg_top/14.chip_csr_rw.3166817429 Aug 09 07:59:12 PM PDT 24 Aug 09 08:05:06 PM PDT 24 4458677978 ps
T1676 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_reset_error.355533622 Aug 09 08:03:55 PM PDT 24 Aug 09 08:04:23 PM PDT 24 85743044 ps
T1677 /workspace/coverage/cover_reg_top/64.xbar_access_same_device.3008604985 Aug 09 08:06:54 PM PDT 24 Aug 09 08:08:35 PM PDT 24 2576357313 ps
T1678 /workspace/coverage/cover_reg_top/0.chip_same_csr_outstanding.3641917274 Aug 09 07:57:29 PM PDT 24 Aug 09 08:51:23 PM PDT 24 29030472151 ps
T1679 /workspace/coverage/cover_reg_top/29.xbar_error_and_unmapped_addr.1155405285 Aug 09 08:01:28 PM PDT 24 Aug 09 08:01:48 PM PDT 24 150278424 ps
T596 /workspace/coverage/cover_reg_top/22.chip_tl_errors.2007012921 Aug 09 08:00:17 PM PDT 24 Aug 09 08:03:35 PM PDT 24 3597283003 ps
T1680 /workspace/coverage/cover_reg_top/13.chip_csr_mem_rw_with_rand_reset.2847020352 Aug 09 07:59:04 PM PDT 24 Aug 09 08:12:43 PM PDT 24 8415246294 ps
T1681 /workspace/coverage/cover_reg_top/0.chip_csr_bit_bash.2803148929 Aug 09 07:57:30 PM PDT 24 Aug 09 08:59:37 PM PDT 24 30860162360 ps
T876 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_reset_error.487932506 Aug 09 08:00:53 PM PDT 24 Aug 09 08:07:40 PM PDT 24 6328869340 ps
T1682 /workspace/coverage/cover_reg_top/32.xbar_smoke.2916857891 Aug 09 08:01:59 PM PDT 24 Aug 09 08:02:05 PM PDT 24 48210474 ps
T1683 /workspace/coverage/cover_reg_top/88.xbar_stress_all_with_rand_reset.923017087 Aug 09 08:10:21 PM PDT 24 Aug 09 08:13:41 PM PDT 24 4189237481 ps
T1684 /workspace/coverage/cover_reg_top/75.xbar_smoke_large_delays.1637924039 Aug 09 08:08:20 PM PDT 24 Aug 09 08:10:14 PM PDT 24 10936578226 ps
T1685 /workspace/coverage/cover_reg_top/74.xbar_error_and_unmapped_addr.210814110 Aug 09 08:08:18 PM PDT 24 Aug 09 08:08:27 PM PDT 24 153946607 ps
T1686 /workspace/coverage/cover_reg_top/90.xbar_stress_all_with_error.486895570 Aug 09 08:10:44 PM PDT 24 Aug 09 08:16:59 PM PDT 24 4790498593 ps
T1687 /workspace/coverage/cover_reg_top/86.xbar_error_random.522959849 Aug 09 08:10:00 PM PDT 24 Aug 09 08:10:38 PM PDT 24 969568383 ps
T511 /workspace/coverage/cover_reg_top/96.xbar_stress_all.3080684166 Aug 09 08:11:35 PM PDT 24 Aug 09 08:18:47 PM PDT 24 12457927341 ps
T1688 /workspace/coverage/cover_reg_top/60.xbar_unmapped_addr.169980386 Aug 09 08:06:23 PM PDT 24 Aug 09 08:06:39 PM PDT 24 327623378 ps
T1689 /workspace/coverage/cover_reg_top/88.xbar_random_large_delays.1663694269 Aug 09 08:10:12 PM PDT 24 Aug 09 08:16:07 PM PDT 24 34364458058 ps
T1690 /workspace/coverage/cover_reg_top/41.xbar_same_source.1925377455 Aug 09 08:03:30 PM PDT 24 Aug 09 08:04:00 PM PDT 24 407793211 ps
T1691 /workspace/coverage/cover_reg_top/65.xbar_error_random.1936989675 Aug 09 08:07:00 PM PDT 24 Aug 09 08:07:21 PM PDT 24 602816977 ps
T1692 /workspace/coverage/cover_reg_top/13.xbar_stress_all_with_rand_reset.931127317 Aug 09 07:59:02 PM PDT 24 Aug 09 08:00:08 PM PDT 24 195046487 ps
T1693 /workspace/coverage/cover_reg_top/39.xbar_stress_all_with_rand_reset.4096467582 Aug 09 08:03:08 PM PDT 24 Aug 09 08:03:41 PM PDT 24 78586147 ps
T544 /workspace/coverage/cover_reg_top/56.xbar_stress_all.81497450 Aug 09 08:05:52 PM PDT 24 Aug 09 08:09:14 PM PDT 24 2342993674 ps
T1694 /workspace/coverage/cover_reg_top/91.xbar_stress_all_with_rand_reset.21182487 Aug 09 08:10:47 PM PDT 24 Aug 09 08:11:49 PM PDT 24 391048430 ps
T1695 /workspace/coverage/cover_reg_top/14.xbar_access_same_device_slow_rsp.1365918350 Aug 09 07:59:05 PM PDT 24 Aug 09 08:03:43 PM PDT 24 17299985740 ps
T1696 /workspace/coverage/cover_reg_top/16.xbar_smoke_slow_rsp.3868183959 Aug 09 07:59:23 PM PDT 24 Aug 09 08:00:36 PM PDT 24 4287704593 ps
T1697 /workspace/coverage/cover_reg_top/15.xbar_access_same_device.2945670145 Aug 09 07:59:19 PM PDT 24 Aug 09 07:59:34 PM PDT 24 164188828 ps
T1698 /workspace/coverage/cover_reg_top/87.xbar_smoke.4286473853 Aug 09 08:10:05 PM PDT 24 Aug 09 08:10:11 PM PDT 24 48462353 ps
T1699 /workspace/coverage/cover_reg_top/17.xbar_random.975247057 Aug 09 07:59:39 PM PDT 24 Aug 09 08:00:31 PM PDT 24 1428190306 ps
T1700 /workspace/coverage/cover_reg_top/28.xbar_random_zero_delays.835297945 Aug 09 08:01:18 PM PDT 24 Aug 09 08:01:33 PM PDT 24 175918147 ps
T1701 /workspace/coverage/cover_reg_top/53.xbar_smoke.1744808765 Aug 09 08:05:13 PM PDT 24 Aug 09 08:05:19 PM PDT 24 45364935 ps
T1702 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_error.2334571133 Aug 09 08:04:02 PM PDT 24 Aug 09 08:04:06 PM PDT 24 6546204 ps
T1703 /workspace/coverage/cover_reg_top/39.xbar_stress_all_with_error.118088050 Aug 09 08:03:09 PM PDT 24 Aug 09 08:15:41 PM PDT 24 18978313120 ps
T1704 /workspace/coverage/cover_reg_top/76.xbar_random_zero_delays.2803355285 Aug 09 08:08:35 PM PDT 24 Aug 09 08:08:46 PM PDT 24 84904276 ps
T1705 /workspace/coverage/cover_reg_top/91.xbar_smoke_slow_rsp.441644526 Aug 09 08:10:41 PM PDT 24 Aug 09 08:11:58 PM PDT 24 4570915377 ps
T1706 /workspace/coverage/cover_reg_top/30.xbar_smoke.913715532 Aug 09 08:01:36 PM PDT 24 Aug 09 08:01:43 PM PDT 24 45828550 ps
T1707 /workspace/coverage/cover_reg_top/4.xbar_smoke.4004082218 Aug 09 07:57:51 PM PDT 24 Aug 09 07:57:57 PM PDT 24 53370317 ps
T1708 /workspace/coverage/cover_reg_top/10.xbar_same_source.3255779792 Aug 09 07:58:19 PM PDT 24 Aug 09 07:58:39 PM PDT 24 273428954 ps
T1709 /workspace/coverage/cover_reg_top/3.xbar_error_random.264300290 Aug 09 07:57:49 PM PDT 24 Aug 09 07:58:13 PM PDT 24 687876163 ps
T1710 /workspace/coverage/cover_reg_top/22.xbar_smoke_slow_rsp.1225683657 Aug 09 08:00:22 PM PDT 24 Aug 09 08:01:46 PM PDT 24 4743802030 ps
T1711 /workspace/coverage/cover_reg_top/94.xbar_smoke_large_delays.400109430 Aug 09 08:11:13 PM PDT 24 Aug 09 08:12:32 PM PDT 24 7741495261 ps
T1712 /workspace/coverage/cover_reg_top/54.xbar_random.1067155515 Aug 09 08:05:25 PM PDT 24 Aug 09 08:05:34 PM PDT 24 63361430 ps
T1713 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_rand_reset.156434287 Aug 09 08:11:04 PM PDT 24 Aug 09 08:21:53 PM PDT 24 7715929108 ps
T1714 /workspace/coverage/cover_reg_top/15.xbar_smoke_slow_rsp.22163595 Aug 09 07:59:15 PM PDT 24 Aug 09 08:00:33 PM PDT 24 4584798247 ps
T673 /workspace/coverage/cover_reg_top/64.xbar_same_source.4040049952 Aug 09 08:06:54 PM PDT 24 Aug 09 08:07:19 PM PDT 24 735427652 ps
T1715 /workspace/coverage/cover_reg_top/19.xbar_smoke_slow_rsp.3878343209 Aug 09 07:59:53 PM PDT 24 Aug 09 08:01:46 PM PDT 24 6584806823 ps
T1716 /workspace/coverage/cover_reg_top/49.xbar_same_source.2531209591 Aug 09 08:04:45 PM PDT 24 Aug 09 08:05:16 PM PDT 24 1010403751 ps
T534 /workspace/coverage/cover_reg_top/28.xbar_stress_all_with_rand_reset.1232537737 Aug 09 08:01:19 PM PDT 24 Aug 09 08:07:08 PM PDT 24 558520510 ps
T1717 /workspace/coverage/cover_reg_top/62.xbar_random_slow_rsp.1691421624 Aug 09 08:06:42 PM PDT 24 Aug 09 08:14:13 PM PDT 24 26940908273 ps
T578 /workspace/coverage/cover_reg_top/26.xbar_access_same_device_slow_rsp.393128730 Aug 09 08:01:04 PM PDT 24 Aug 09 08:28:08 PM PDT 24 96963199947 ps
T1718 /workspace/coverage/cover_reg_top/19.xbar_smoke_zero_delays.3452910903 Aug 09 07:59:54 PM PDT 24 Aug 09 08:00:01 PM PDT 24 53234849 ps
T1719 /workspace/coverage/cover_reg_top/63.xbar_stress_all.4158372649 Aug 09 08:06:56 PM PDT 24 Aug 09 08:08:29 PM PDT 24 2342816884 ps
T1720 /workspace/coverage/cover_reg_top/41.xbar_access_same_device_slow_rsp.1875630338 Aug 09 08:03:31 PM PDT 24 Aug 09 08:17:55 PM PDT 24 53757808472 ps
T1721 /workspace/coverage/cover_reg_top/83.xbar_random.2734556407 Aug 09 08:09:46 PM PDT 24 Aug 09 08:09:59 PM PDT 24 127037070 ps
T1722 /workspace/coverage/cover_reg_top/72.xbar_random_large_delays.1456589323 Aug 09 08:08:02 PM PDT 24 Aug 09 08:23:41 PM PDT 24 88737001670 ps
T1723 /workspace/coverage/cover_reg_top/6.xbar_stress_all_with_error.2992456443 Aug 09 07:57:59 PM PDT 24 Aug 09 07:59:36 PM PDT 24 2927031285 ps
T1724 /workspace/coverage/cover_reg_top/63.xbar_smoke_large_delays.4061214581 Aug 09 08:06:43 PM PDT 24 Aug 09 08:07:48 PM PDT 24 6589057509 ps
T1725 /workspace/coverage/cover_reg_top/33.xbar_same_source.3338127525 Aug 09 08:02:10 PM PDT 24 Aug 09 08:02:37 PM PDT 24 950519559 ps
T538 /workspace/coverage/cover_reg_top/35.xbar_stress_all.1133670860 Aug 09 08:02:33 PM PDT 24 Aug 09 08:06:12 PM PDT 24 3026043232 ps
T1726 /workspace/coverage/cover_reg_top/37.xbar_same_source.3957417022 Aug 09 08:02:57 PM PDT 24 Aug 09 08:03:35 PM PDT 24 1396317696 ps
T1727 /workspace/coverage/cover_reg_top/37.xbar_stress_all_with_error.184935991 Aug 09 08:03:05 PM PDT 24 Aug 09 08:06:11 PM PDT 24 5167494487 ps
T886 /workspace/coverage/cover_reg_top/4.xbar_stress_all_with_rand_reset.320939059 Aug 09 07:57:50 PM PDT 24 Aug 09 07:59:59 PM PDT 24 341054111 ps
T521 /workspace/coverage/cover_reg_top/68.xbar_random.1079140826 Aug 09 08:07:28 PM PDT 24 Aug 09 08:08:12 PM PDT 24 527670188 ps
T574 /workspace/coverage/cover_reg_top/11.chip_tl_errors.1864346936 Aug 09 07:58:25 PM PDT 24 Aug 09 08:02:40 PM PDT 24 3860267400 ps
T667 /workspace/coverage/cover_reg_top/59.xbar_random_zero_delays.567807086 Aug 09 08:06:18 PM PDT 24 Aug 09 08:06:31 PM PDT 24 116306920 ps
T1728 /workspace/coverage/cover_reg_top/51.xbar_access_same_device_slow_rsp.4081956501 Aug 09 08:04:59 PM PDT 24 Aug 09 08:07:36 PM PDT 24 9084593382 ps
T1729 /workspace/coverage/cover_reg_top/79.xbar_same_source.2971294131 Aug 09 08:08:58 PM PDT 24 Aug 09 08:09:47 PM PDT 24 1808778431 ps
T1730 /workspace/coverage/cover_reg_top/81.xbar_same_source.212268342 Aug 09 08:09:14 PM PDT 24 Aug 09 08:09:24 PM PDT 24 235647345 ps
T1731 /workspace/coverage/cover_reg_top/6.xbar_same_source.822577661 Aug 09 07:58:04 PM PDT 24 Aug 09 07:58:37 PM PDT 24 431127828 ps
T1732 /workspace/coverage/cover_reg_top/83.xbar_random_zero_delays.3147583534 Aug 09 08:09:47 PM PDT 24 Aug 09 08:10:02 PM PDT 24 163074436 ps
T1733 /workspace/coverage/cover_reg_top/79.xbar_smoke_slow_rsp.179743102 Aug 09 08:08:59 PM PDT 24 Aug 09 08:10:41 PM PDT 24 6047939664 ps
T1734 /workspace/coverage/cover_reg_top/53.xbar_random_slow_rsp.93081440 Aug 09 08:05:18 PM PDT 24 Aug 09 08:18:46 PM PDT 24 45100439077 ps
T1735 /workspace/coverage/cover_reg_top/43.xbar_random_large_delays.1129827375 Aug 09 08:03:43 PM PDT 24 Aug 09 08:15:57 PM PDT 24 73438669335 ps
T1736 /workspace/coverage/cover_reg_top/46.xbar_smoke_slow_rsp.48765924 Aug 09 08:04:13 PM PDT 24 Aug 09 08:05:39 PM PDT 24 5254920273 ps
T1737 /workspace/coverage/cover_reg_top/53.xbar_same_source.4009847571 Aug 09 08:05:26 PM PDT 24 Aug 09 08:05:57 PM PDT 24 1091172197 ps
T1738 /workspace/coverage/cover_reg_top/26.xbar_random_large_delays.3844610167 Aug 09 08:01:05 PM PDT 24 Aug 09 08:04:43 PM PDT 24 21192381137 ps
T1739 /workspace/coverage/cover_reg_top/35.xbar_smoke_zero_delays.3223937610 Aug 09 08:02:25 PM PDT 24 Aug 09 08:02:32 PM PDT 24 45260565 ps
T1740 /workspace/coverage/cover_reg_top/26.xbar_unmapped_addr.2568012934 Aug 09 08:01:05 PM PDT 24 Aug 09 08:01:13 PM PDT 24 83219456 ps
T1741 /workspace/coverage/cover_reg_top/28.xbar_error_and_unmapped_addr.2298791442 Aug 09 08:01:23 PM PDT 24 Aug 09 08:01:39 PM PDT 24 142743312 ps
T1742 /workspace/coverage/cover_reg_top/48.xbar_random_large_delays.3106281733 Aug 09 08:04:32 PM PDT 24 Aug 09 08:14:39 PM PDT 24 56798434446 ps
T506 /workspace/coverage/cover_reg_top/8.xbar_stress_all.386364249 Aug 09 07:58:11 PM PDT 24 Aug 09 08:01:32 PM PDT 24 5883321384 ps
T1743 /workspace/coverage/cover_reg_top/44.xbar_random_zero_delays.3971507796 Aug 09 08:03:50 PM PDT 24 Aug 09 08:04:13 PM PDT 24 252273502 ps
T1744 /workspace/coverage/cover_reg_top/59.xbar_smoke.901987016 Aug 09 08:06:06 PM PDT 24 Aug 09 08:06:14 PM PDT 24 205343502 ps
T1745 /workspace/coverage/cover_reg_top/0.chip_rv_dm_lc_disabled.1222592144 Aug 09 07:57:29 PM PDT 24 Aug 09 08:07:48 PM PDT 24 13981376894 ps
T1746 /workspace/coverage/cover_reg_top/84.xbar_stress_all_with_reset_error.388751567 Aug 09 08:09:54 PM PDT 24 Aug 09 08:12:46 PM PDT 24 2260158396 ps
T1747 /workspace/coverage/cover_reg_top/75.xbar_random_large_delays.4288002844 Aug 09 08:08:22 PM PDT 24 Aug 09 08:10:46 PM PDT 24 13506341174 ps
T1748 /workspace/coverage/cover_reg_top/76.xbar_stress_all_with_error.3816909258 Aug 09 08:08:34 PM PDT 24 Aug 09 08:10:25 PM PDT 24 3304940966 ps
T1749 /workspace/coverage/cover_reg_top/38.xbar_stress_all_with_rand_reset.3588868157 Aug 09 08:03:04 PM PDT 24 Aug 09 08:04:12 PM PDT 24 332369333 ps
T1750 /workspace/coverage/cover_reg_top/3.xbar_smoke_zero_delays.2023607920 Aug 09 07:57:47 PM PDT 24 Aug 09 07:57:53 PM PDT 24 42628751 ps
T1751 /workspace/coverage/cover_reg_top/79.xbar_unmapped_addr.2126930511 Aug 09 08:08:59 PM PDT 24 Aug 09 08:09:23 PM PDT 24 191979743 ps
T1752 /workspace/coverage/cover_reg_top/51.xbar_smoke_large_delays.922571525 Aug 09 08:05:01 PM PDT 24 Aug 09 08:06:11 PM PDT 24 6502090380 ps
T1753 /workspace/coverage/cover_reg_top/6.xbar_stress_all.3129488780 Aug 09 07:58:03 PM PDT 24 Aug 09 08:02:24 PM PDT 24 7008895576 ps
T1754 /workspace/coverage/cover_reg_top/15.xbar_smoke_zero_delays.1054012079 Aug 09 07:59:09 PM PDT 24 Aug 09 07:59:16 PM PDT 24 44425409 ps
T1755 /workspace/coverage/cover_reg_top/48.xbar_smoke_slow_rsp.3259091766 Aug 09 08:04:33 PM PDT 24 Aug 09 08:06:09 PM PDT 24 5690097098 ps
T1756 /workspace/coverage/cover_reg_top/63.xbar_error_and_unmapped_addr.19480237 Aug 09 08:06:47 PM PDT 24 Aug 09 08:07:16 PM PDT 24 743451367 ps
T1757 /workspace/coverage/cover_reg_top/11.xbar_random_slow_rsp.2102953956 Aug 09 07:58:27 PM PDT 24 Aug 09 08:13:27 PM PDT 24 55861580508 ps
T1758 /workspace/coverage/cover_reg_top/83.xbar_error_and_unmapped_addr.2077868476 Aug 09 08:09:52 PM PDT 24 Aug 09 08:10:10 PM PDT 24 431707103 ps
T1759 /workspace/coverage/cover_reg_top/10.chip_csr_rw.3706901405 Aug 09 07:58:15 PM PDT 24 Aug 09 08:02:58 PM PDT 24 3806732915 ps
T1760 /workspace/coverage/cover_reg_top/4.xbar_error_random.1805210393 Aug 09 07:57:54 PM PDT 24 Aug 09 07:58:36 PM PDT 24 1211658479 ps
T1761 /workspace/coverage/cover_reg_top/24.xbar_smoke.2694012197 Aug 09 08:00:42 PM PDT 24 Aug 09 08:00:50 PM PDT 24 141683383 ps
T485 /workspace/coverage/cover_reg_top/76.xbar_unmapped_addr.112598882 Aug 09 08:08:38 PM PDT 24 Aug 09 08:08:49 PM PDT 24 65233712 ps
T610 /workspace/coverage/cover_reg_top/17.xbar_stress_all.625119577 Aug 09 07:59:47 PM PDT 24 Aug 09 08:05:24 PM PDT 24 8526274553 ps
T1762 /workspace/coverage/cover_reg_top/26.xbar_random_zero_delays.4287853358 Aug 09 08:01:06 PM PDT 24 Aug 09 08:01:59 PM PDT 24 579923020 ps
T1763 /workspace/coverage/cover_reg_top/23.xbar_access_same_device.2601532755 Aug 09 08:00:29 PM PDT 24 Aug 09 08:02:01 PM PDT 24 1252242610 ps
T1764 /workspace/coverage/cover_reg_top/68.xbar_smoke.1871249942 Aug 09 08:07:26 PM PDT 24 Aug 09 08:07:36 PM PDT 24 206282739 ps
T1765 /workspace/coverage/cover_reg_top/42.xbar_smoke_large_delays.802523027 Aug 09 08:03:36 PM PDT 24 Aug 09 08:04:45 PM PDT 24 6574655341 ps
T1766 /workspace/coverage/cover_reg_top/83.xbar_access_same_device.2352467909 Aug 09 08:09:49 PM PDT 24 Aug 09 08:11:31 PM PDT 24 2550461623 ps
T1767 /workspace/coverage/cover_reg_top/11.xbar_stress_all.680237671 Aug 09 07:58:32 PM PDT 24 Aug 09 08:02:32 PM PDT 24 2796228865 ps
T1768 /workspace/coverage/cover_reg_top/0.chip_prim_tl_access.811151027 Aug 09 07:57:30 PM PDT 24 Aug 09 08:02:53 PM PDT 24 6783674348 ps
T1769 /workspace/coverage/cover_reg_top/40.xbar_error_and_unmapped_addr.548977761 Aug 09 08:03:19 PM PDT 24 Aug 09 08:03:36 PM PDT 24 144411660 ps
T1770 /workspace/coverage/cover_reg_top/8.xbar_random_slow_rsp.969655039 Aug 09 07:58:12 PM PDT 24 Aug 09 08:11:27 PM PDT 24 46762450701 ps
T1771 /workspace/coverage/cover_reg_top/90.xbar_stress_all.178909905 Aug 09 08:10:41 PM PDT 24 Aug 09 08:20:59 PM PDT 24 15377269548 ps
T613 /workspace/coverage/cover_reg_top/23.chip_tl_errors.1220190636 Aug 09 08:00:31 PM PDT 24 Aug 09 08:05:08 PM PDT 24 3838916724 ps
T1772 /workspace/coverage/cover_reg_top/57.xbar_smoke.1600552335 Aug 09 08:05:45 PM PDT 24 Aug 09 08:05:55 PM PDT 24 270530916 ps
T1773 /workspace/coverage/cover_reg_top/93.xbar_random.2841951494 Aug 09 08:11:00 PM PDT 24 Aug 09 08:11:37 PM PDT 24 461367947 ps
T1774 /workspace/coverage/cover_reg_top/22.xbar_access_same_device_slow_rsp.2888424617 Aug 09 08:00:27 PM PDT 24 Aug 09 08:03:56 PM PDT 24 12502358543 ps
T1775 /workspace/coverage/cover_reg_top/82.xbar_random_zero_delays.2433349907 Aug 09 08:09:22 PM PDT 24 Aug 09 08:09:45 PM PDT 24 270022792 ps
T1776 /workspace/coverage/cover_reg_top/4.xbar_random.4206125982 Aug 09 07:57:52 PM PDT 24 Aug 09 07:58:09 PM PDT 24 428751341 ps
T1777 /workspace/coverage/cover_reg_top/54.xbar_access_same_device.1817793923 Aug 09 08:05:26 PM PDT 24 Aug 09 08:06:14 PM PDT 24 1173892553 ps
T867 /workspace/coverage/cover_reg_top/52.xbar_stress_all_with_rand_reset.3763464296 Aug 09 08:05:18 PM PDT 24 Aug 09 08:08:27 PM PDT 24 4184872105 ps
T1778 /workspace/coverage/cover_reg_top/71.xbar_stress_all.2482269 Aug 09 08:07:54 PM PDT 24 Aug 09 08:11:54 PM PDT 24 2908619272 ps
T1779 /workspace/coverage/cover_reg_top/85.xbar_random.2752633985 Aug 09 08:09:53 PM PDT 24 Aug 09 08:10:32 PM PDT 24 448283187 ps
T1780 /workspace/coverage/cover_reg_top/22.xbar_stress_all_with_reset_error.1697197963 Aug 09 08:00:31 PM PDT 24 Aug 09 08:00:59 PM PDT 24 30986312 ps
T1781 /workspace/coverage/cover_reg_top/19.xbar_smoke_large_delays.3137673331 Aug 09 07:59:50 PM PDT 24 Aug 09 08:01:21 PM PDT 24 9256229223 ps
T1782 /workspace/coverage/cover_reg_top/21.xbar_random_zero_delays.221649292 Aug 09 08:00:17 PM PDT 24 Aug 09 08:00:25 PM PDT 24 66116420 ps
T1783 /workspace/coverage/cover_reg_top/45.xbar_unmapped_addr.3473587192 Aug 09 08:04:13 PM PDT 24 Aug 09 08:04:38 PM PDT 24 219665589 ps
T705 /workspace/coverage/cover_reg_top/14.chip_tl_errors.3019307680 Aug 09 07:59:08 PM PDT 24 Aug 09 08:03:02 PM PDT 24 4092772522 ps
T1784 /workspace/coverage/cover_reg_top/59.xbar_error_random.1283849037 Aug 09 08:06:14 PM PDT 24 Aug 09 08:06:21 PM PDT 24 40990630 ps
T681 /workspace/coverage/cover_reg_top/26.chip_tl_errors.1438155549 Aug 09 08:00:56 PM PDT 24 Aug 09 08:06:27 PM PDT 24 4501658640 ps
T1785 /workspace/coverage/cover_reg_top/55.xbar_same_source.3941461247 Aug 09 08:05:32 PM PDT 24 Aug 09 08:06:55 PM PDT 24 2645152339 ps
T1786 /workspace/coverage/cover_reg_top/78.xbar_access_same_device.2146588644 Aug 09 08:08:49 PM PDT 24 Aug 09 08:10:33 PM PDT 24 2227105250 ps
T1787 /workspace/coverage/cover_reg_top/14.xbar_random.1932467696 Aug 09 07:59:08 PM PDT 24 Aug 09 08:00:13 PM PDT 24 1686555329 ps
T1788 /workspace/coverage/cover_reg_top/34.xbar_smoke_large_delays.3335252505 Aug 09 08:02:18 PM PDT 24 Aug 09 08:03:42 PM PDT 24 8295146666 ps
T1789 /workspace/coverage/cover_reg_top/48.xbar_access_same_device.862972738 Aug 09 08:04:32 PM PDT 24 Aug 09 08:04:41 PM PDT 24 101819823 ps
T1790 /workspace/coverage/cover_reg_top/91.xbar_smoke_large_delays.1589479514 Aug 09 08:10:42 PM PDT 24 Aug 09 08:12:09 PM PDT 24 8875822203 ps
T1791 /workspace/coverage/cover_reg_top/4.chip_csr_mem_rw_with_rand_reset.3556502715 Aug 09 07:57:52 PM PDT 24 Aug 09 08:06:54 PM PDT 24 8176945877 ps
T1792 /workspace/coverage/cover_reg_top/84.xbar_random_slow_rsp.4235249126 Aug 09 08:09:48 PM PDT 24 Aug 09 08:21:31 PM PDT 24 40708932140 ps
T1793 /workspace/coverage/cover_reg_top/42.xbar_same_source.1141198733 Aug 09 08:03:37 PM PDT 24 Aug 09 08:04:46 PM PDT 24 2252155431 ps
T1794 /workspace/coverage/cover_reg_top/49.xbar_smoke_slow_rsp.1226355062 Aug 09 08:04:37 PM PDT 24 Aug 09 08:05:56 PM PDT 24 4542900639 ps
T1795 /workspace/coverage/cover_reg_top/48.xbar_stress_all.519607108 Aug 09 08:04:38 PM PDT 24 Aug 09 08:05:50 PM PDT 24 1850166050 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%