Total Coverage Summary 

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	GROUP
96.03	95.26	93.87	98.31	92.52	97.21	96.89	98.18

Total tests in report: 1273

---

Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE		LINE		COND		TOGGLE		FSM		BRANCH		ASSERT		GROUP
TOTAL	INCR	TOTAL	INCR	TOTAL	INCR	TOTAL	INCR	TOTAL	INCR	TOTAL	INCR	TOTAL	INCR	TOTAL	INCR	NAME
62.08	62.08	87.82	87.82	68.97	68.97	43.77	43.77	44.22	44.22	83.81	83.81	80.19	80.19	25.80	25.80	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_invalid_op.248630074
68.45	6.36	90.79	2.96	74.75	5.78	46.02	2.25	44.22	0.00	89.27	5.46	89.42	9.22	44.67	18.87	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_csr_mem_rw_with_rand_reset.2245637254
74.40	5.95	91.25	0.46	77.21	2.47	69.92	23.90	57.82	13.61	90.16	0.90	89.51	0.10	44.88	0.22	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_otp_reset.1699080481
78.48	4.09	91.46	0.21	77.69	0.48	69.92	0.00	63.27	5.44	90.38	0.21	90.19	0.68	66.46	21.58	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_mp_regions.108944421
82.06	3.58	92.03	0.56	83.91	6.22	74.33	4.42	63.27	0.00	92.62	2.24	92.82	2.62	75.46	9.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro_serr.3801232108
84.45	2.39	92.54	0.52	86.03	2.12	82.64	8.30	68.71	5.44	92.81	0.19	92.82	0.00	75.59	0.12	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_mid_op_rst.4197907027
86.27	1.82	92.99	0.44	86.35	0.32	85.74	3.10	76.87	8.16	93.34	0.53	92.91	0.10	75.68	0.09	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_rma_reset.689762488
87.77	1.51	93.16	0.18	87.17	0.82	89.59	3.85	78.23	1.36	94.09	0.75	96.21	3.30	75.96	0.28	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_sec_cm.267237677
88.91	1.14	93.31	0.14	87.58	0.41	91.04	1.45	80.95	2.72	94.45	0.36	96.21	0.00	78.85	2.90	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_serr.1472068857
90.02	1.10	93.34	0.04	88.04	0.46	91.04	0.00	80.95	0.00	94.71	0.26	96.21	0.00	85.82	6.97	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_csr_bit_bash.2918500367
90.62	0.61	93.82	0.48	88.31	0.27	91.99	0.95	80.95	0.00	95.22	0.51	96.21	0.00	87.85	2.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_fetch_code.4181251224
91.18	0.56	93.97	0.14	88.57	0.27	92.55	0.56	83.67	2.72	95.33	0.11	96.31	0.10	87.85	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_erase_suspend.797387616
91.61	0.43	94.05	0.09	88.95	0.38	94.07	1.53	84.35	0.68	95.46	0.13	96.31	0.00	88.04	0.18	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_wr_intg.2254425767
91.91	0.31	94.29	0.23	89.39	0.44	94.33	0.26	84.35	0.00	95.97	0.51	96.31	0.00	88.75	0.71	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_rd.2920946901
92.17	0.26	94.29	0.00	89.40	0.01	94.78	0.45	85.71	1.36	95.97	0.00	96.31	0.00	88.75	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_otp_reset.4157671718
92.41	0.24	94.45	0.16	89.62	0.22	95.00	0.22	86.39	0.68	96.16	0.19	96.31	0.00	88.93	0.18	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rma_err.2075968971
92.64	0.23	94.45	0.00	89.63	0.01	95.00	0.00	86.39	0.00	96.16	0.00	96.31	0.00	90.51	1.57	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_intr_test.2855482651
92.86	0.22	94.46	0.01	89.69	0.06	95.07	0.06	87.76	1.36	96.20	0.04	96.31	0.00	90.51	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_otp_reset.3342952342
93.05	0.20	94.46	0.01	89.69	0.00	95.07	0.00	89.12	1.36	96.22	0.02	96.31	0.00	90.51	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_otp_reset.2216698862
93.24	0.18	94.50	0.04	90.06	0.37	95.07	0.00	89.12	0.00	96.22	0.00	96.31	0.00	91.37	0.86	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_csr_mem_rw_with_rand_reset.791063809
93.42	0.18	94.51	0.01	90.13	0.07	95.10	0.03	89.12	0.00	96.24	0.02	96.31	0.00	92.51	1.14	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_tl_intg_err.2359956472
93.58	0.17	94.62	0.11	90.27	0.14	95.13	0.03	89.80	0.68	96.42	0.17	96.31	0.00	92.54	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_prog_rma_wipe_err.1237130030
93.74	0.16	94.68	0.06	90.39	0.12	95.52	0.39	89.80	0.00	96.54	0.13	96.31	0.00	92.94	0.40	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_sec_info_access.872116680
93.89	0.15	94.69	0.01	90.87	0.48	95.52	0.00	89.80	0.00	96.61	0.06	96.41	0.10	93.31	0.37	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_derr.330798051
94.02	0.13	94.70	0.02	90.94	0.07	95.52	0.00	90.48	0.68	96.67	0.06	96.41	0.00	93.40	0.09	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_host_grant_err.1012339677
94.15	0.13	94.82	0.12	91.09	0.15	95.97	0.45	90.48	0.00	96.67	0.00	96.41	0.00	93.59	0.18	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_alert_test.4191121428
94.27	0.13	94.83	0.01	91.12	0.03	96.13	0.16	91.16	0.68	96.67	0.00	96.41	0.00	93.59	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_mid_op_rst.440812069
94.39	0.11	94.86	0.04	91.85	0.73	96.13	0.00	91.16	0.00	96.67	0.00	96.41	0.00	93.62	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_tl_errors.3526338371
94.50	0.11	94.88	0.02	92.21	0.36	96.53	0.40	91.16	0.00	96.67	0.00	96.41	0.00	93.62	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_hw_sec_otp.3457156379
94.61	0.11	94.88	0.00	92.21	0.00	96.63	0.10	91.84	0.68	96.67	0.00	96.41	0.00	93.62	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_host_ctrl_arb.386718765
94.71	0.11	94.88	0.00	92.22	0.01	97.14	0.51	91.84	0.00	96.67	0.00	96.41	0.00	93.83	0.22	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_sec_otp.1556897437
94.81	0.10	94.88	0.00	92.24	0.02	97.14	0.00	92.52	0.68	96.67	0.00	96.41	0.00	93.83	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_mid_op_rst.1436393860
94.90	0.08	94.91	0.03	92.30	0.06	97.54	0.40	92.52	0.00	96.71	0.04	96.41	0.00	93.90	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_lcmgr_intg.3178253090
94.98	0.08	94.91	0.00	92.49	0.19	97.54	0.00	92.52	0.00	96.74	0.02	96.41	0.00	94.27	0.37	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw.656461573
95.04	0.06	94.91	0.00	92.49	0.00	97.54	0.00	92.52	0.00	96.74	0.00	96.41	0.00	94.67	0.40	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_fs_sup.2360204167
95.09	0.06	94.91	0.00	92.49	0.00	97.54	0.00	92.52	0.00	96.74	0.00	96.80	0.39	94.67	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_mem_partial_access.71585175
95.14	0.05	94.92	0.01	92.54	0.06	97.65	0.11	92.52	0.00	96.74	0.00	96.80	0.00	94.82	0.15	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_evict_all_en.1256307612
95.19	0.04	94.92	0.00	92.54	0.00	97.65	0.00	92.52	0.00	96.74	0.00	96.80	0.00	95.13	0.31	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_tl_intg_err.3325037192
95.22	0.04	94.93	0.01	92.56	0.02	97.78	0.13	92.52	0.00	96.78	0.04	96.80	0.00	95.19	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_hw_prog_rma_wipe_err.3723644206
95.26	0.04	94.93	0.00	92.56	0.00	97.78	0.00	92.52	0.00	96.78	0.00	96.80	0.00	95.44	0.25	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_re_evict.2272323933
95.29	0.04	94.94	0.02	92.69	0.12	97.78	0.00	92.52	0.00	96.82	0.04	96.80	0.00	95.50	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_access_after_disable.812447745
95.33	0.03	95.06	0.12	92.69	0.00	97.78	0.00	92.52	0.00	96.82	0.00	96.80	0.00	95.62	0.12	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_intr_test.2689479230
95.36	0.03	95.09	0.03	92.71	0.02	97.78	0.00	92.52	0.00	96.84	0.02	96.89	0.10	95.68	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_mp_regions.3933399986
95.39	0.03	95.09	0.00	92.71	0.00	97.78	0.00	92.52	0.00	96.84	0.00	96.89	0.00	95.90	0.22	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_intr_rd.2475777974
95.42	0.03	95.14	0.05	92.73	0.02	97.85	0.06	92.52	0.00	96.89	0.04	96.89	0.00	95.93	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_disable.2692808740
95.45	0.03	95.15	0.01	92.82	0.10	97.85	0.00	92.52	0.00	96.93	0.04	96.89	0.00	95.99	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_arb_redun.340288678
95.48	0.03	95.15	0.00	92.87	0.05	97.98	0.13	92.52	0.00	96.93	0.00	96.89	0.00	96.02	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_error_prog_win.1473931660
95.51	0.03	95.15	0.00	92.88	0.01	97.98	0.00	92.52	0.00	96.93	0.00	96.89	0.00	96.21	0.18	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_re_evict.577137171
95.53	0.03	95.15	0.00	92.92	0.04	97.98	0.00	92.52	0.00	96.93	0.00	96.89	0.00	96.36	0.15	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rd_buff_evict.80288581
95.56	0.02	95.15	0.00	92.93	0.01	98.01	0.03	92.52	0.00	96.93	0.00	96.89	0.00	96.49	0.12	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_rd.2482452915
95.58	0.02	95.15	0.00	92.93	0.00	98.01	0.00	92.52	0.00	96.93	0.00	96.89	0.00	96.64	0.15	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_tl_intg_err.978818875
95.60	0.02	95.16	0.01	92.98	0.06	98.01	0.00	92.52	0.00	96.97	0.04	96.89	0.00	96.67	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_ack_consistency.4109986376
95.62	0.02	95.16	0.00	92.99	0.01	98.14	0.13	92.52	0.00	96.97	0.00	96.89	0.00	96.67	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_sec_cm.4184603584
95.64	0.02	95.16	0.00	93.10	0.10	98.14	0.00	92.52	0.00	96.97	0.00	96.89	0.00	96.70	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_tl_errors.4094782536
95.66	0.02	95.16	0.00	93.11	0.01	98.17	0.03	92.52	0.00	96.97	0.00	96.89	0.00	96.79	0.09	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rw_evict.3473243812
95.68	0.02	95.16	0.00	93.11	0.00	98.17	0.00	92.52	0.00	96.97	0.00	96.89	0.00	96.92	0.12	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_rw.839956596
95.69	0.02	95.16	0.00	93.18	0.08	98.17	0.00	92.52	0.00	97.01	0.04	96.89	0.00	96.92	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_fetch_code.3084614404
95.71	0.02	95.16	0.00	93.25	0.07	98.17	0.00	92.52	0.00	97.06	0.04	96.89	0.00	96.92	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_wr_slow_flash.2495098142
95.72	0.02	95.16	0.00	93.28	0.03	98.19	0.02	92.52	0.00	97.06	0.00	96.89	0.00	96.98	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro.3026631879
95.74	0.01	95.16	0.00	93.29	0.01	98.19	0.00	92.52	0.00	97.06	0.00	96.89	0.00	97.07	0.09	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_hw_read_seed_err.3750663345
95.75	0.01	95.16	0.00	93.29	0.00	98.19	0.00	92.52	0.00	97.06	0.00	96.89	0.00	97.16	0.09	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_tl_intg_err.1324406373
95.76	0.01	95.17	0.01	93.30	0.01	98.19	0.00	92.52	0.00	97.10	0.04	96.89	0.00	97.19	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_prog_rma_wipe_err.1428949006
95.78	0.01	95.18	0.01	93.31	0.01	98.19	0.00	92.52	0.00	97.14	0.04	96.89	0.00	97.23	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_read_seed_err.3031848214
95.79	0.01	95.22	0.04	93.31	0.00	98.20	0.02	92.52	0.00	97.14	0.00	96.89	0.00	97.26	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_connect.4044741798
95.80	0.01	95.22	0.00	93.33	0.03	98.20	0.00	92.52	0.00	97.14	0.00	96.89	0.00	97.32	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_derr.2840284000
95.82	0.01	95.22	0.00	93.39	0.06	98.20	0.00	92.52	0.00	97.14	0.00	96.89	0.00	97.35	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_error_prog_type.2877579874
95.83	0.01	95.22	0.00	93.41	0.02	98.20	0.00	92.52	0.00	97.14	0.00	96.89	0.00	97.41	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_rd.436356995
95.84	0.01	95.23	0.01	93.46	0.05	98.20	0.00	92.52	0.00	97.16	0.02	96.89	0.00	97.41	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_access_after_disable.1761337516
95.85	0.01	95.24	0.01	93.51	0.05	98.22	0.02	92.52	0.00	97.16	0.00	96.89	0.00	97.41	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_hw_sec_otp.890625994
95.86	0.01	95.24	0.00	93.52	0.01	98.22	0.00	92.52	0.00	97.16	0.00	96.89	0.00	97.47	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_sec_info_access.3581432333
95.87	0.01	95.24	0.00	93.52	0.00	98.22	0.00	92.52	0.00	97.16	0.00	96.89	0.00	97.53	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_intr_test.1287680740
95.88	0.01	95.24	0.00	93.52	0.00	98.22	0.00	92.52	0.00	97.16	0.00	96.89	0.00	97.60	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_sec_info_access.3944648374
95.89	0.01	95.24	0.00	93.52	0.00	98.22	0.00	92.52	0.00	97.16	0.00	96.89	0.00	97.66	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_sec_info_access.1192597242
95.89	0.01	95.24	0.00	93.52	0.00	98.22	0.00	92.52	0.00	97.16	0.00	96.89	0.00	97.72	0.06	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_sec_info_access.526786404
95.90	0.01	95.24	0.00	93.53	0.02	98.25	0.03	92.52	0.00	97.16	0.00	96.89	0.00	97.72	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_hw_sec_otp.606088588
95.91	0.01	95.25	0.01	93.54	0.01	98.25	0.00	92.52	0.00	97.16	0.00	96.89	0.00	97.75	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_config_regwen.1359043710
95.92	0.01	95.25	0.00	93.59	0.05	98.25	0.00	92.52	0.00	97.16	0.00	96.89	0.00	97.75	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_arb_redun.376042371
95.92	0.01	95.25	0.00	93.60	0.01	98.28	0.03	92.52	0.00	97.16	0.00	96.89	0.00	97.75	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_ctrl_arb.3332025778
95.93	0.01	95.25	0.00	93.62	0.02	98.28	0.00	92.52	0.00	97.18	0.02	96.89	0.00	97.75	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_hw_rma_reset.726343189
95.93	0.01	95.25	0.00	93.63	0.01	98.28	0.00	92.52	0.00	97.18	0.00	96.89	0.00	97.78	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_full_mem_access.4058677391
95.94	0.01	95.25	0.00	93.64	0.01	98.28	0.00	92.52	0.00	97.18	0.00	96.89	0.00	97.81	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rw.1898911441
95.94	0.01	95.25	0.00	93.68	0.04	98.28	0.00	92.52	0.00	97.18	0.00	96.89	0.00	97.81	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_csr_hw_reset.2970881249
95.95	0.01	95.25	0.00	93.72	0.04	98.28	0.00	92.52	0.00	97.18	0.00	96.89	0.00	97.81	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_arb_redun.3406491810
95.96	0.01	95.25	0.00	93.75	0.04	98.28	0.00	92.52	0.00	97.18	0.00	96.89	0.00	97.81	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_arb_redun.2327150278
95.96	0.01	95.25	0.00	93.75	0.00	98.31	0.03	92.52	0.00	97.18	0.00	96.89	0.00	97.81	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_lcmgr_intg.3031604988
95.96	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	97.84	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_tl_intg_err.3405217196
95.97	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	97.87	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_disable.1928898809
95.97	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	97.90	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_disable.1696295379
95.98	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	97.93	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_disable.3198868869
95.98	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	97.97	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_disable.2931613896
95.99	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	98.00	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_disable.1478009153
95.99	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	98.03	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_disable.749946460
96.00	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	98.06	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_sec_info_access.3863207568
96.00	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	98.09	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_disable.2189222317
96.00	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	98.12	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_sec_info_access.3233867261
96.01	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	98.15	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_disable.2169019393
96.01	0.01	95.25	0.00	93.75	0.00	98.31	0.00	92.52	0.00	97.18	0.00	96.89	0.00	98.18	0.03	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_disable.2443407915
96.02	0.01	95.26	0.01	93.75	0.00	98.31	0.00	92.52	0.00	97.21	0.02	96.89	0.00	98.18	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_otp_reset.15016788
96.02	0.01	95.26	0.00	93.78	0.03	98.31	0.00	92.52	0.00	97.21	0.00	96.89	0.00	98.18	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_intr_rd.2847472598
96.02	0.01	95.26	0.00	93.80	0.02	98.31	0.00	92.52	0.00	97.21	0.00	96.89	0.00	98.18	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_tl_errors.1962779331
96.03	0.01	95.26	0.00	93.82	0.02	98.31	0.00	92.52	0.00	97.21	0.00	96.89	0.00	98.18	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_ack_consistency.2547400136
96.03	0.01	95.26	0.00	93.83	0.01	98.31	0.00	92.52	0.00	97.21	0.00	96.89	0.00	98.18	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_error_mp.3796927530
96.03	0.01	95.26	0.00	93.84	0.01	98.31	0.00	92.52	0.00	97.21	0.00	96.89	0.00	98.18	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_integrity.1344527995
96.03	0.01	95.26	0.00	93.85	0.01	98.31	0.00	92.52	0.00	97.21	0.00	96.89	0.00	98.18	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_host_ctrl_arb.83138875
96.03	0.01	95.26	0.00	93.86	0.01	98.31	0.00	92.52	0.00	97.21	0.00	96.89	0.00	98.18	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_fetch_code.476291703
96.03	0.01	95.26	0.00	93.87	0.01	98.31	0.00	92.52	0.00	97.21	0.00	96.89	0.00	98.18	0.00	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rw_serr.974041673

---

Tests that do not contribute to grading

Name
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_csr_aliasing.1385178592
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_csr_rw.4056820414
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_mem_partial_access.2625856794
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_mem_walk.2613952565
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_same_csr_outstanding.724929976
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_shadow_reg_errors.131957067
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/0.flash_ctrl_shadow_reg_errors_with_csr_rw.88033769
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_csr_aliasing.2551457393
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_csr_bit_bash.1032647234
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_csr_hw_reset.559342401
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_csr_rw.2825413670
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_intr_test.670396155
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_mem_walk.1037268422
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_same_csr_outstanding.4229529570
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_shadow_reg_errors.1920645075
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_shadow_reg_errors_with_csr_rw.211909984
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/1.flash_ctrl_tl_errors.3959638459
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_csr_mem_rw_with_rand_reset.4157691600
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_csr_rw.2046021717
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_intr_test.276028422
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_same_csr_outstanding.3300687161
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_shadow_reg_errors.628867382
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_shadow_reg_errors_with_csr_rw.3034271713
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_tl_errors.1205586164
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/10.flash_ctrl_tl_intg_err.1679541471
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_csr_mem_rw_with_rand_reset.167068217
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_csr_rw.1516405883
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_intr_test.242962897
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_same_csr_outstanding.2710043205
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_shadow_reg_errors.3473033786
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_shadow_reg_errors_with_csr_rw.2633912921
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/11.flash_ctrl_tl_errors.2561298566
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_csr_mem_rw_with_rand_reset.2867228649
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_csr_rw.406860110
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_intr_test.93160473
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_same_csr_outstanding.3593643372
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_shadow_reg_errors.949095689
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_shadow_reg_errors_with_csr_rw.84878018
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_tl_errors.958445434
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/12.flash_ctrl_tl_intg_err.671916304
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_csr_mem_rw_with_rand_reset.2147107179
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_csr_rw.1457250074
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_same_csr_outstanding.1599897608
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_shadow_reg_errors.3292382412
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_shadow_reg_errors_with_csr_rw.693961008
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_tl_errors.122864893
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/13.flash_ctrl_tl_intg_err.486171854
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_csr_mem_rw_with_rand_reset.2907285585
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_csr_rw.3092750309
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_intr_test.2978700943
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_same_csr_outstanding.1165265706
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_shadow_reg_errors.1550291489
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_shadow_reg_errors_with_csr_rw.3247556685
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_tl_errors.385753896
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/14.flash_ctrl_tl_intg_err.3650117208
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_csr_mem_rw_with_rand_reset.546364491
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_csr_rw.3339948720
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_intr_test.906238080
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_same_csr_outstanding.1931760819
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_shadow_reg_errors.3911197517
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_shadow_reg_errors_with_csr_rw.3168984836
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_tl_errors.3643246008
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/15.flash_ctrl_tl_intg_err.463858380
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_csr_mem_rw_with_rand_reset.4024819397
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_csr_rw.1516293605
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_intr_test.4231038753
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_same_csr_outstanding.2917730749
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_shadow_reg_errors.3004150338
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_shadow_reg_errors_with_csr_rw.1651803209
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/16.flash_ctrl_tl_errors.1488522733
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_csr_mem_rw_with_rand_reset.3025279260
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_csr_rw.3187690736
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_intr_test.2414607508
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_same_csr_outstanding.1636032999
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_shadow_reg_errors.2894579979
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_shadow_reg_errors_with_csr_rw.1438664424
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/17.flash_ctrl_tl_errors.3521211935
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_csr_mem_rw_with_rand_reset.1325372497
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_csr_rw.1399900735
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_intr_test.3184110125
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_same_csr_outstanding.120588215
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_shadow_reg_errors.658234105
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_shadow_reg_errors_with_csr_rw.4050051777
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_tl_errors.3095449501
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/18.flash_ctrl_tl_intg_err.3099637362
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_csr_mem_rw_with_rand_reset.1235812973
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_csr_rw.783233826
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_intr_test.1123389174
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_same_csr_outstanding.820982797
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_shadow_reg_errors.252895949
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_shadow_reg_errors_with_csr_rw.801518781
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_tl_errors.690822367
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/19.flash_ctrl_tl_intg_err.430881858
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_csr_aliasing.3742346976
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_csr_bit_bash.3441962624
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_csr_hw_reset.3422105805
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_csr_mem_rw_with_rand_reset.2791680183
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_csr_rw.1424545291
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_intr_test.4190801762
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_mem_partial_access.1417738262
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_mem_walk.3343484272
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_same_csr_outstanding.1949923003
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_shadow_reg_errors.2591922682
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_shadow_reg_errors_with_csr_rw.2370841237
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_tl_errors.196404392
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/2.flash_ctrl_tl_intg_err.2990239670
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/20.flash_ctrl_intr_test.2577849374
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/21.flash_ctrl_intr_test.253844367
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/22.flash_ctrl_intr_test.815277440
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/23.flash_ctrl_intr_test.2537807360
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/24.flash_ctrl_intr_test.3341098313
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/25.flash_ctrl_intr_test.713769462
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/26.flash_ctrl_intr_test.2912975438
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/27.flash_ctrl_intr_test.3501483485
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/28.flash_ctrl_intr_test.2065879019
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/29.flash_ctrl_intr_test.2089871324
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_csr_aliasing.857524621
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_csr_bit_bash.3121107553
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_csr_hw_reset.2348121275
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_csr_mem_rw_with_rand_reset.2289496508
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_csr_rw.1066102826
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_intr_test.3075588198
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_mem_partial_access.4240909349
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_mem_walk.1106707952
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_same_csr_outstanding.2740975650
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_shadow_reg_errors.424520544
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_shadow_reg_errors_with_csr_rw.607184300
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_tl_errors.1913952970
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/3.flash_ctrl_tl_intg_err.1608606593
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/30.flash_ctrl_intr_test.1583739924
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/31.flash_ctrl_intr_test.986083515
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/32.flash_ctrl_intr_test.3262808952
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/33.flash_ctrl_intr_test.2671831539
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/34.flash_ctrl_intr_test.1513843811
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/35.flash_ctrl_intr_test.1751563650
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/36.flash_ctrl_intr_test.3632874433
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/37.flash_ctrl_intr_test.3751301665
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/38.flash_ctrl_intr_test.2844290030
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/39.flash_ctrl_intr_test.353861533
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_csr_aliasing.3095993923
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_csr_bit_bash.2485865055
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_csr_hw_reset.3498566119
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_csr_mem_rw_with_rand_reset.310897054
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_csr_rw.741892208
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_intr_test.2511005751
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_mem_partial_access.1211645073
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_mem_walk.2545648531
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_same_csr_outstanding.320711462
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_shadow_reg_errors.2095843597
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_shadow_reg_errors_with_csr_rw.808038668
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_tl_errors.976402337
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/4.flash_ctrl_tl_intg_err.1394596477
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/40.flash_ctrl_intr_test.2258762873
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/41.flash_ctrl_intr_test.1573075004
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/42.flash_ctrl_intr_test.758179273
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/43.flash_ctrl_intr_test.2111954324
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/44.flash_ctrl_intr_test.156034059
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/45.flash_ctrl_intr_test.1209333280
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/46.flash_ctrl_intr_test.1413308827
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/47.flash_ctrl_intr_test.2479055344
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/48.flash_ctrl_intr_test.819442650
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/49.flash_ctrl_intr_test.2826927459
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_csr_mem_rw_with_rand_reset.3625643594
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_csr_rw.3689978728
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_same_csr_outstanding.428165121
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_shadow_reg_errors.427007304
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_shadow_reg_errors_with_csr_rw.2852990906
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_tl_errors.2879607710
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/5.flash_ctrl_tl_intg_err.1410409519
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_csr_mem_rw_with_rand_reset.3132625380
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_csr_rw.3690355978
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_intr_test.2904060593
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_same_csr_outstanding.1933506380
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_shadow_reg_errors.67295030
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_shadow_reg_errors_with_csr_rw.1139549533
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/6.flash_ctrl_tl_intg_err.427572070
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_csr_mem_rw_with_rand_reset.3424213181
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_csr_rw.1662794092
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_intr_test.2444425682
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_same_csr_outstanding.1393672133
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_shadow_reg_errors.2443331738
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_shadow_reg_errors_with_csr_rw.264781558
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_tl_errors.1515641207
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/7.flash_ctrl_tl_intg_err.648653373
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_csr_mem_rw_with_rand_reset.3444753937
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_csr_rw.665385032
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_intr_test.4088405037
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_same_csr_outstanding.1048052102
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_shadow_reg_errors.3161100911
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_shadow_reg_errors_with_csr_rw.1512905700
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/8.flash_ctrl_tl_intg_err.3115068288
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_csr_mem_rw_with_rand_reset.911763603
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_csr_rw.4248001956
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_intr_test.1286963961
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_same_csr_outstanding.1295851945
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_shadow_reg_errors.2847006682
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_shadow_reg_errors_with_csr_rw.3124486073
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_tl_errors.873630896
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/cover_reg_top/9.flash_ctrl_tl_intg_err.2324803008
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_alert_test.3212216522
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_derr_detect.688095893
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_fs_sup.295145587
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_addr_infection.1596039472
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_dir_rd.1311364145
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_read_seed_err.463032662
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_rma.4270482365
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_rma_reset.2811725260
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_rd_slow_flash.1948855663
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_wr.105506076
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_oversize_error.1812311203
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_arb.3628986263
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_host_grant_err.1068561708
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_prog_reset.1430276058
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rand_ops.4251082768
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_buff_evict.563058148
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_intg.3360249938
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_ooo.542229841
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep.1156626716
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep_derr.612477720
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep_serr.3534029997
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rma_err.206583067
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro_derr.2770799740
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_evict.896363876
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_sec_cm.46213295
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_serr_address.2750116409
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_serr_counter.2069487482
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_smoke.3205388871
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_smoke_hw.3134217287
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_stress_all.1583589391
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_sw_op.3418674565
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_wo.1365748793
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_wr_intg.451468289
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_write_word_sweep.1722129859
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_access_after_disable.1754195998
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_alert_test.3418108381
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_config_regwen.3156590548
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_connect.739886053
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_derr_detect.1859435365
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_disable.858519813
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_erase_suspend.3538824088
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_error_mp.2945776420
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_error_prog_type.3146860809
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_error_prog_win.2580895442
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_fetch_code.3019636904
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_fs_sup.2078249321
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_full_mem_access.1353682367
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_host_addr_infection.837820594
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_host_ctrl_arb.3708412298
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_host_dir_rd.2249411640
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_prog_rma_wipe_err.1221105412
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_rma.3838490208
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_sec_otp.2661910552
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_integrity.673582538
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_rd.896727593
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_rd_slow_flash.214575666
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_wr.1933746126
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_wr_slow_flash.4293083601
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_invalid_op.1033934781
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_oversize_error.2968131070
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_arb.2336293589
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_arb_redun.2540963936
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_host_grant_err.3076802318
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_prog_reset.2892493916
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rand_ops.4112486089
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rd_buff_evict.4158742172
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rd_intg.3347846680
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_re_evict.3805200604
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_read_word_sweep_derr.2178485136
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_read_word_sweep_serr.1776662335
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro.1660313271
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro_derr.2950595697
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro_serr.2437675791
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw.2239586241
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_derr.3606952474
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_evict.2671111330
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_evict_all_en.2414963001
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_serr.1222649158
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_sec_cm.314910774
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_serr_address.3230873727
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_serr_counter.3327469861
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_smoke.1596763234
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_smoke_hw.2667657673
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_stress_all.1349853457
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_sw_op.3748050342
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_wo.3521190893
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_alert_test.1659292679
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_connect.4205791303
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_hw_prog_rma_wipe_err.963158411
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_hw_read_seed_err.203619237
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_hw_sec_otp.3754549284
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_intr_rd_slow_flash.4153713364
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_invalid_op.1079915156
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_lcmgr_intg.13114609
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_mp_regions.2038954325
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_otp_reset.1008186482
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_phy_arb.1228175857
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_prog_reset.528083027
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_rand_ops.2617149772
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_re_evict.2583150431
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_ro.2211717690
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_rw_evict.3693222420
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_rw_evict_all_en.3855137582
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_sec_info_access.3401847720
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_smoke.4056406965
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/10.flash_ctrl_wo.560810825
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_alert_test.1133629155
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_connect.135778917
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_hw_prog_rma_wipe_err.2492726256
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_hw_read_seed_err.2693471264
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_hw_rma_reset.611889346
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_intr_rd.1169209202
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_intr_rd_slow_flash.2477914056
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_invalid_op.3760359899
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_lcmgr_intg.3984899396
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_mp_regions.3592660515
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_otp_reset.3419426928
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_phy_arb.3514152942
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_prog_reset.189953602
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_rand_ops.223137679
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_re_evict.1288618137
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_ro.1526022837
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_rw.1805383822
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_rw_evict.1108521254
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_rw_evict_all_en.667785311
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_sec_info_access.2384766340
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/11.flash_ctrl_smoke.3179787877
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_alert_test.1060768642
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_connect.2291272489
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_disable.1328282660
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_hw_prog_rma_wipe_err.1892381725
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_hw_read_seed_err.3660384174
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_hw_rma_reset.4232631166
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_hw_sec_otp.3970837290
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_intr_rd.3935472608
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_intr_rd_slow_flash.3146968208
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_invalid_op.553285231
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_lcmgr_intg.3769064473
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_mp_regions.2130340503
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_otp_reset.2868211851
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_phy_arb.3845398116
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_prog_reset.2204799466
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_rand_ops.4128452690
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_re_evict.2785418336
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_ro.2275697848
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_rw.3228976398
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_rw_evict.3280034923
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_rw_evict_all_en.474515121
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_sec_info_access.3274742263
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_smoke.232137085
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/12.flash_ctrl_wo.3072102217
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_alert_test.953262053
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_connect.1465274501
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_disable.1767594745
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_hw_prog_rma_wipe_err.1767906738
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_hw_read_seed_err.955000989
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_hw_rma_reset.4271019492
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_hw_sec_otp.3461131941
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_intr_rd.2488390098
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_intr_rd_slow_flash.4281072970
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_invalid_op.1393442737
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_lcmgr_intg.2216163507
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_mp_regions.3131298067
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_otp_reset.2827924775
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_phy_arb.2253215033
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_prog_reset.2226906500
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_rand_ops.1370839755
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_re_evict.3102102262
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_ro.1847948596
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_rw.1159247373
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_rw_evict.3472514715
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_rw_evict_all_en.188417311
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_sec_info_access.372505930
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_smoke.2922930387
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/13.flash_ctrl_wo.1301228446
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_alert_test.869588297
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_connect.403272209
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_disable.2136379841
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_hw_prog_rma_wipe_err.2550580569
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_hw_read_seed_err.924938897
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_hw_rma_reset.301163251
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_hw_sec_otp.1747432285
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_intr_rd.936287850
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_intr_rd_slow_flash.101567423
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_invalid_op.3732484758
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_lcmgr_intg.3419120495
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_mp_regions.2669678398
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_otp_reset.4225119255
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_phy_arb.2488124951
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_prog_reset.1455354401
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_rand_ops.3965199256
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_ro.14334
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_rw.1482247625
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_rw_evict.4033774199
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_rw_evict_all_en.1343901034
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_sec_info_access.635094684
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_smoke.3347598080
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/14.flash_ctrl_wo.1915362348
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_alert_test.1030312871
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_connect.79007178
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_hw_prog_rma_wipe_err.986298905
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_hw_read_seed_err.1378372124
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_hw_rma_reset.4151232460
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_hw_sec_otp.3834733680
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_intr_rd.153965669
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_intr_rd_slow_flash.411469059
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_invalid_op.4155007093
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_lcmgr_intg.2026998491
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_mp_regions.2295218055
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_otp_reset.847809432
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_phy_arb.2941691755
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_prog_reset.3154013378
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_rand_ops.594344982
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_re_evict.2394069279
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_ro.1892078531
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_rw.769118437
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_rw_evict_all_en.3479013498
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_sec_info_access.3390067246
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_smoke.2366381322
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/15.flash_ctrl_wo.2664657545
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_alert_test.1031835497
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_connect.3231760378
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_disable.3001551583
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_hw_prog_rma_wipe_err.1949107857
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_hw_read_seed_err.1810430317
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_hw_rma_reset.2801952497
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_hw_sec_otp.295515927
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_intr_rd.1674480627
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_intr_rd_slow_flash.704841197
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_invalid_op.3385675473
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_lcmgr_intg.1702288668
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_mp_regions.2208885526
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_otp_reset.299469327
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_phy_arb.3246956981
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_prog_reset.823342801
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_rand_ops.479807901
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_re_evict.4214426912
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_ro.273779618
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_rw_evict.3556078384
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_rw_evict_all_en.465919880
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_sec_info_access.2397573073
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_smoke.96433639
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/16.flash_ctrl_wo.7218785
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_alert_test.4269215113
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_connect.451872677
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_hw_prog_rma_wipe_err.1243549115
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_hw_read_seed_err.3990463085
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_hw_rma_reset.40280172
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_hw_sec_otp.2788188523
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_intr_rd.1210914363
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_intr_rd_slow_flash.2931325369
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_invalid_op.3670511778
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_lcmgr_intg.2676833281
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_mp_regions.95540244
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_otp_reset.3132571977
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_phy_arb.3626019063
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_prog_reset.1292461959
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_rand_ops.4016523138
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_re_evict.1357698936
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_ro.4142709138
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_rw.2343361118
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_rw_evict.1633875527
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_rw_evict_all_en.322110182
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_sec_info_access.1177234556
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_smoke.15147288
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/17.flash_ctrl_wo.4290650366
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_alert_test.79734363
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_connect.3638391260
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_hw_prog_rma_wipe_err.2504599344
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_hw_read_seed_err.3942707007
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_hw_rma_reset.1387108364
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_hw_sec_otp.3143273604
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_intr_rd.1890485879
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_intr_rd_slow_flash.1427670837
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_invalid_op.845993206
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_lcmgr_intg.384873911
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_mp_regions.2106991752
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_otp_reset.843144646
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_phy_arb.1529344768
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_prog_reset.2831778393
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_rand_ops.1434733608
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_re_evict.4237428175
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_ro.3434129919
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_rw.3406162805
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_rw_evict.3728959204
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_rw_evict_all_en.3387758220
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_sec_info_access.3912078055
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_smoke.3996940449
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/18.flash_ctrl_wo.2330609796
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_alert_test.2656572859
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_connect.2456148874
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_disable.1092422740
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_hw_prog_rma_wipe_err.1975148122
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_hw_read_seed_err.2673345980
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_hw_rma_reset.3076944268
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_hw_sec_otp.4247399021
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_intr_rd.4172520632
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_intr_rd_slow_flash.397469268
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_invalid_op.1996385963
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_lcmgr_intg.4161387653
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_mp_regions.3429880682
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_otp_reset.115415979
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_phy_arb.1149491319
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_prog_reset.3256334448
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_rand_ops.945470121
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_re_evict.892924035
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_ro.2503754744
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_rw.457330005
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_rw_evict.1884296316
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_smoke.1957324212
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/19.flash_ctrl_wo.94516282
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_alert_test.3594108278
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_config_regwen.2215822368
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_connect.2924578411
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_derr_detect.1979806722
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_disable.425047771
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_erase_suspend.2511870029
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_error_mp.4149532105
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_error_prog_type.3377382530
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_error_prog_win.4106945402
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_full_mem_access.204705169
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_host_addr_infection.503999539
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_host_ctrl_arb.3898967337
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_host_dir_rd.2292421986
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_prog_rma_wipe_err.851568446
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_read_seed_err.1544842792
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_rma.2469325845
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_rma_reset.1901581407
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_sec_otp.2731933579
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_integrity.539753125
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_rd.193411499
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_rd_slow_flash.2609880141
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_wr.1273470860
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_wr_slow_flash.2090383789
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_invalid_op.1602366921
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_lcmgr_intg.1382174685
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_mid_op_rst.367583990
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_mp_regions.1081388579
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_otp_reset.705833800
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_oversize_error.3643948556
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_ack_consistency.640374750
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_arb.3177455694
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_host_grant_err.3474827566
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_prog_reset.1297592334
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rand_ops.1556942501
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rd_intg.3968259019
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_re_evict.2168970024
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_read_word_sweep_derr.766324308
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_read_word_sweep_serr.2149669441
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rma_err.2076511194
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro.2743928917
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro_derr.2782442811
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro_serr.636020281
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw.4059954513
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_evict.1594132447
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_evict_all_en.243863087
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_serr.2427624274
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_sec_info_access.3582835441
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_serr_address.3988647264
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_serr_counter.746840358
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_smoke.683305801
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_smoke_hw.3298480190
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_stress_all.4069868302
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_sw_op.4064543444
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_wo.2100012148
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_wr_intg.1042662391
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_alert_test.3296726261
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_connect.2149948149
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_disable.154661620
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_hw_sec_otp.390261346
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_intr_rd.2626479352
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_intr_rd_slow_flash.628913534
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_otp_reset.4249819545
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_prog_reset.2269687279
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_rw_evict.164821938
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_rw_evict_all_en.3612243533
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_sec_info_access.2763656999
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/20.flash_ctrl_smoke.3429976732
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_alert_test.368943772
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_connect.3047095300
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_disable.2983129652
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_hw_sec_otp.2049815296
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_intr_rd.2491112075
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_intr_rd_slow_flash.4102606284
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_otp_reset.2817324920
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_prog_reset.1250276689
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_rw_evict.2925925183
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_rw_evict_all_en.3493289505
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_sec_info_access.4167991777
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/21.flash_ctrl_smoke.2793809981
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_alert_test.1886528934
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_connect.3749363796
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_disable.1308889449
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_hw_sec_otp.1225468021
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_intr_rd_slow_flash.148299525
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_otp_reset.1485252420
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_prog_reset.3063423282
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_rw_evict.270360577
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_rw_evict_all_en.3627401626
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_sec_info_access.3993241652
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/22.flash_ctrl_smoke.660313996
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_alert_test.1572832883
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_connect.1453740693
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_disable.3615049656
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_hw_sec_otp.3639996713
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_intr_rd.189641122
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_intr_rd_slow_flash.3951531518
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_otp_reset.938164269
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_prog_reset.2881012179
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_rw_evict.882708560
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_rw_evict_all_en.3276261528
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_sec_info_access.3381891919
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/23.flash_ctrl_smoke.2322674044
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_alert_test.965049257
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_connect.692692090
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_disable.365640221
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_hw_sec_otp.4228694329
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_intr_rd_slow_flash.200898802
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_otp_reset.1750578319
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_prog_reset.3642275722
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_rw_evict.989205571
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_rw_evict_all_en.3293051600
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_sec_info_access.1935680614
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/24.flash_ctrl_smoke.3641530927
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_alert_test.3168466649
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_connect.3714294383
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_hw_sec_otp.3674458002
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_intr_rd_slow_flash.1719324021
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_otp_reset.635851975
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_prog_reset.2540775030
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_rw_evict.416066198
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_rw_evict_all_en.2074689979
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_sec_info_access.1199772338
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/25.flash_ctrl_smoke.1767143511
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_alert_test.603433224
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_connect.2967943083
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_disable.85396196
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_hw_sec_otp.1359035488
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_intr_rd.3297053802
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_intr_rd_slow_flash.4201402441
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_otp_reset.1942107713
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_prog_reset.4120193896
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_rw_evict.243986840
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_rw_evict_all_en.1762059329
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_sec_info_access.1650655699
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/26.flash_ctrl_smoke.781045035
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_alert_test.1323945961
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_connect.2786662903
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_disable.2965079904
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_hw_sec_otp.1954076823
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_intr_rd.4095348497
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_intr_rd_slow_flash.119655394
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_otp_reset.1871939907
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_prog_reset.2552158836
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_rw_evict.4277063181
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_rw_evict_all_en.2736845720
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_sec_info_access.2859315034
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/27.flash_ctrl_smoke.227578640
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_alert_test.941362144
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_connect.3766571886
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_disable.1943043195
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_hw_sec_otp.3896632602
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_intr_rd.702400285
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_intr_rd_slow_flash.4036415056
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_prog_reset.2206007466
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_rw_evict.1195692465
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_rw_evict_all_en.1896017446
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/28.flash_ctrl_smoke.2943864869
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_alert_test.4019023237
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_connect.2251991612
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_disable.1375763461
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_intr_rd.2090597679
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_intr_rd_slow_flash.1261517778
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_otp_reset.1049320
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_prog_reset.2850228403
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_rw_evict.189909815
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_rw_evict_all_en.2650052405
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_sec_info_access.4145256931
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/29.flash_ctrl_smoke.4266005390
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_alert_test.491349216
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_config_regwen.2393495887
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_connect.3525822580
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_derr_detect.3313951015
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_disable.2018418594
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_erase_suspend.2062079959
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_error_mp.1280216722
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_error_prog_type.1370877644
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_error_prog_win.2812290622
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_fetch_code.615045612
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_fs_sup.3366741013
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_full_mem_access.1527964291
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_host_dir_rd.1270394428
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_prog_rma_wipe_err.3672348766
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_read_seed_err.3314952708
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_rma_reset.833685555
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_sec_otp.1223730788
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_integrity.1081508435
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_rd_slow_flash.2631584054
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_wr.2529592912
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_wr_slow_flash.896119338
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_invalid_op.1451112694
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_lcmgr_intg.2331409215
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_mp_regions.1330664032
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_otp_reset.2344531360
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_oversize_error.1008164663
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_arb.3097655909
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_host_grant_err.1889707478
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_prog_reset.2009141686
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rand_ops.4089757295
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rd_buff_evict.4127447548
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_re_evict.2045150426
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_read_word_sweep_derr.1439505612
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_read_word_sweep_serr.610853732
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro.707979245
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro_derr.856618053
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro_serr.3458033006
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw.501431545
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_derr.2436246015
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_evict.2102364376
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_evict_all_en.3413420589
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_serr.738035811
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_sec_info_access.4128791507
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_serr_address.863383095
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_serr_counter.81645976
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_smoke.1536212154
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_smoke_hw.1406661914
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_stress_all.1408041478
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_sw_op.3653326973
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_wo.3985821964
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_alert_test.481543489
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_connect.155399039
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_disable.4086185382
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_hw_sec_otp.3220229619
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_intr_rd.2747468226
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_intr_rd_slow_flash.1221558763
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_otp_reset.722280048
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_rw_evict.3063303729
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_rw_evict_all_en.2580522555
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_sec_info_access.362842218
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/30.flash_ctrl_smoke.3627901637
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_alert_test.813412429
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_connect.837629011
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_disable.3973656510
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_hw_sec_otp.3710317825
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_intr_rd.2025352458
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_intr_rd_slow_flash.201775404
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_otp_reset.3847061267
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_rw_evict.2138657180
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_rw_evict_all_en.172966794
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_sec_info_access.3609282262
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/31.flash_ctrl_smoke.2112279931
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_alert_test.3006384283
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_connect.1042047328
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_disable.3669646286
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_hw_sec_otp.3114420205
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_intr_rd.2331413613
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_intr_rd_slow_flash.1291852421
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_otp_reset.85657453
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_rw_evict.1182871175
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_rw_evict_all_en.2130308084
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_sec_info_access.1976108899
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/32.flash_ctrl_smoke.1643379968
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_alert_test.203039675
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_connect.4059951656
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_disable.378588060
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_hw_sec_otp.1879049457
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_intr_rd.3997299838
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_intr_rd_slow_flash.2241986770
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_otp_reset.479272704
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_rw_evict.2283008861
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_rw_evict_all_en.2698623031
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_sec_info_access.1005664350
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/33.flash_ctrl_smoke.3829714726
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_alert_test.3906295639
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_connect.1830091063
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_disable.1543429225
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_hw_sec_otp.3350985716
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_intr_rd.2018428250
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_intr_rd_slow_flash.3514587734
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_otp_reset.1017953422
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_rw_evict.3006361797
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_rw_evict_all_en.2126806313
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/34.flash_ctrl_smoke.2609306776
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_alert_test.2964408691
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_connect.2984294650
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_disable.990293072
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_hw_sec_otp.1169589258
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_intr_rd.179451159
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_intr_rd_slow_flash.1699336357
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_otp_reset.4189511142
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_rw_evict.1087990313
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_rw_evict_all_en.2701204541
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/35.flash_ctrl_smoke.1251369316
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_alert_test.4046416546
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_connect.2545233538
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_disable.4192555457
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_hw_sec_otp.2562677279
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_intr_rd.1378278982
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_intr_rd_slow_flash.2109568033
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_otp_reset.2193330455
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_rw_evict.3837464950
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_rw_evict_all_en.3958739013
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/36.flash_ctrl_smoke.2067670257
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_alert_test.2936992036
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_connect.431776487
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_disable.1958482099
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_hw_sec_otp.1442188978
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_intr_rd.3586674360
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_intr_rd_slow_flash.226623476
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_otp_reset.1486980154
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_rw_evict.913697755
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_rw_evict_all_en.2880515271
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_sec_info_access.1502754529
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/37.flash_ctrl_smoke.428563487
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_alert_test.2620758543
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_connect.2917005910
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_disable.3397828388
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_hw_sec_otp.4068070010
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_intr_rd.2953477966
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_intr_rd_slow_flash.1709653143
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_otp_reset.2218477037
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_rw_evict.1956941165
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_rw_evict_all_en.575374909
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_sec_info_access.392699685
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/38.flash_ctrl_smoke.2077062021
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_alert_test.395094303
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_connect.3228787049
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_hw_sec_otp.2184386221
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_intr_rd.2968969753
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_intr_rd_slow_flash.4021058596
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_otp_reset.2905736057
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_rw_evict.287981906
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_rw_evict_all_en.2490303697
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_sec_info_access.2050623805
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/39.flash_ctrl_smoke.740330000
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_alert_test.1655455714
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_config_regwen.3563920334
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_connect.2481814534
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_derr_detect.4217724491
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_erase_suspend.1540501262
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_error_mp.3332025372
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_error_prog_type.3854164279
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_error_prog_win.2033420017
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_fetch_code.2035431134
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_fs_sup.4179640771
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_full_mem_access.1429161098
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_host_dir_rd.3365353307
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_read_seed_err.3037509373
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_rma_reset.757612719
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_sec_otp.3260226669
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_integrity.2138693545
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_rd_slow_flash.1450444372
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_wr.389207249
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_wr_slow_flash.2731155547
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_invalid_op.3525080618
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_lcmgr_intg.3284562252
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_mid_op_rst.430467396
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_mp_regions.4019750469
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_otp_reset.1328310514
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_oversize_error.3256399434
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_ack_consistency.3328087261
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_arb.642858075
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_prog_reset.2107071538
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rand_ops.360727859
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rd_buff_evict.1129192389
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_re_evict.2262772603
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_read_word_sweep_derr.3529190518
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_read_word_sweep_serr.2988936231
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro.2246851825
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro_derr.483839927
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro_serr.3775075685
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw.3033367886
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw_evict.950317379
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw_evict_all_en.1023105421
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw_serr.1127194046
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_sec_cm.3315980796
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_sec_info_access.3270418540
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_serr_address.1862739060
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_serr_counter.3671610792
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_smoke.3645153007
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_smoke_hw.1280387648
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_stress_all.4190725623
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_sw_op.1571907939
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_wo.2446393965
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_alert_test.1727752774
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_connect.3588282287
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_hw_sec_otp.1843927417
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_otp_reset.4011634477
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_sec_info_access.4220240462
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/40.flash_ctrl_smoke.2330134800
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_alert_test.3681408221
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_connect.3872594278
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_disable.4261367786
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_hw_sec_otp.3598028372
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_otp_reset.3083830674
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_sec_info_access.2986199286
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/41.flash_ctrl_smoke.2482678532
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_alert_test.3322092408
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_connect.1936861677
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_disable.3844570554
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_hw_sec_otp.2912815718
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_otp_reset.1140909712
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_sec_info_access.1118539930
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/42.flash_ctrl_smoke.2506050013
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_alert_test.1846766384
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_connect.3189187316
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_disable.887854759
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_hw_sec_otp.823416937
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_otp_reset.3232197830
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_sec_info_access.101334310
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/43.flash_ctrl_smoke.2856957968
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_alert_test.2396505037
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_connect.105128865
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_disable.424092374
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_hw_sec_otp.350160083
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_sec_info_access.620327444
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/44.flash_ctrl_smoke.408935685
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_alert_test.2169032228
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_connect.3663591830
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_disable.2777427691
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_hw_sec_otp.674756000
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_otp_reset.2807961695
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_sec_info_access.1178249750
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/45.flash_ctrl_smoke.1169414004
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_alert_test.1696473493
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_connect.3075253418
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_disable.4122658775
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_hw_sec_otp.3332902351
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_otp_reset.2739728857
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_sec_info_access.3143275678
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/46.flash_ctrl_smoke.2723244468
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_alert_test.1846172377
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_connect.2396979369
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_disable.1924545277
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_hw_sec_otp.3042450400
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_otp_reset.574064843
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_sec_info_access.3279601417
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/47.flash_ctrl_smoke.3350299839
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_alert_test.3623095045
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_connect.3320727452
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_disable.2230921039
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_hw_sec_otp.561395891
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_otp_reset.1459134002
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_sec_info_access.1080209746
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/48.flash_ctrl_smoke.4165605814
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_alert_test.2250942329
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_connect.3190916744
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_disable.2848182163
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_hw_sec_otp.2890456858
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_otp_reset.2964276672
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_sec_info_access.96691299
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/49.flash_ctrl_smoke.665896497
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_connect.1321033188
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_disable.2229891892
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_error_mp.447554003
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_error_prog_win.1181387117
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_fetch_code.2383344990
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_hw_prog_rma_wipe_err.1625975394
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_hw_rma_reset.4276548358
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_hw_sec_otp.2509125859
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_intr_rd.1656201111
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_intr_rd_slow_flash.2676098082
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_intr_wr.2211834960
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_intr_wr_slow_flash.2077263257
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_invalid_op.3723998245
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_lcmgr_intg.3026891607
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_mp_regions.1230445489
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_otp_reset.2102917609
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_phy_arb.522173261
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_prog_reset.3204418350
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rand_ops.1780742202
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_re_evict.1035548908
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_ro.4167156874
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_ro_derr.694397504
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_ro_serr.1975826241
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rw_derr.2399691045
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rw_evict.3550448245
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rw_evict_all_en.675220376
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_rw_serr.4223665836
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_sec_info_access.3323320600
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_smoke.2034348046
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/5.flash_ctrl_wo.303341625
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/50.flash_ctrl_connect.3140848905
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/50.flash_ctrl_otp_reset.3859026268
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/51.flash_ctrl_connect.4273909266
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/51.flash_ctrl_otp_reset.1007645681
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/52.flash_ctrl_connect.756470275
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/52.flash_ctrl_otp_reset.3690691813
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/53.flash_ctrl_connect.2045174427
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/53.flash_ctrl_otp_reset.1995331967
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/54.flash_ctrl_connect.2059085416
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/54.flash_ctrl_otp_reset.1312004688
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/55.flash_ctrl_connect.2260083149
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/55.flash_ctrl_otp_reset.4182986307
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/56.flash_ctrl_connect.2547954474
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/56.flash_ctrl_otp_reset.3784625470
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/57.flash_ctrl_connect.1898068385
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/57.flash_ctrl_otp_reset.1987238439
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/58.flash_ctrl_connect.3838772819
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/58.flash_ctrl_otp_reset.4113397917
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/59.flash_ctrl_connect.639918973
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/59.flash_ctrl_otp_reset.1953753850
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_alert_test.3195385748
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_connect.2276528271
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_disable.749226519
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_error_mp.4089204142
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_error_prog_win.2035538426
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_fetch_code.3314710591
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_hw_prog_rma_wipe_err.2052367257
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_hw_read_seed_err.237833142
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_hw_rma_reset.1530938610
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_intr_rd.765520
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_intr_rd_slow_flash.2373915332
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_intr_wr.4248121644
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_intr_wr_slow_flash.2268199179
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_invalid_op.3710182852
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_lcmgr_intg.3203327039
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_mp_regions.2253391759
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_otp_reset.3762820663
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_phy_arb.301598233
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_prog_reset.846134810
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rand_ops.3178432804
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_re_evict.2616529529
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_ro.3839113056
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_ro_derr.134790219
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_ro_serr.1660641910
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rw.2133680243
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rw_derr.2211058113
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rw_evict.3318627889
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rw_evict_all_en.3148965185
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_rw_serr.4072579532
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_sec_info_access.3358628838
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_smoke.452416448
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/6.flash_ctrl_wo.3535685247
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/60.flash_ctrl_connect.2146450070
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/60.flash_ctrl_otp_reset.954408443
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/61.flash_ctrl_connect.3437775208
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/61.flash_ctrl_otp_reset.2404495951
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/62.flash_ctrl_connect.3447004856
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/62.flash_ctrl_otp_reset.4179592912
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/63.flash_ctrl_connect.2320126339
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/63.flash_ctrl_otp_reset.4230574216
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/64.flash_ctrl_connect.758355691
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/64.flash_ctrl_otp_reset.2193721811
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/65.flash_ctrl_connect.1293336540
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/65.flash_ctrl_otp_reset.4042369093
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/66.flash_ctrl_connect.1424804036
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/66.flash_ctrl_otp_reset.327537201
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/67.flash_ctrl_connect.3350586856
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/67.flash_ctrl_otp_reset.3811484158
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/68.flash_ctrl_connect.3116290662
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/68.flash_ctrl_otp_reset.592157261
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/69.flash_ctrl_connect.1608558098
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/69.flash_ctrl_otp_reset.1500603762
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_alert_test.1217918111
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_connect.3264706945
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_disable.3545955439
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_error_mp.3529407269
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_error_prog_win.3520339977
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_hw_read_seed_err.1730228997
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_hw_rma_reset.1584367211
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_hw_sec_otp.1368473382
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_intr_rd.4147782298
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_intr_rd_slow_flash.1737856226
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_intr_wr.3276481197
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_intr_wr_slow_flash.2999967893
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_invalid_op.903719048
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_lcmgr_intg.3115244038
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_mp_regions.3311223127
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_otp_reset.1031561100
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_phy_arb.836004219
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_prog_reset.361654563
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rand_ops.522844961
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_re_evict.21480838
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_ro.520261401
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_ro_derr.3766985734
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_ro_serr.897243952
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rw.3348449129
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rw_derr.3253992254
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rw_evict.1941461219
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rw_evict_all_en.361209234
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_rw_serr.3720641123
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_sec_info_access.2876516076
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_smoke.4119097794
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/7.flash_ctrl_wo.1726550940
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/70.flash_ctrl_connect.291200932
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/70.flash_ctrl_otp_reset.1108486178
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/71.flash_ctrl_connect.1671406826
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/71.flash_ctrl_otp_reset.2377668384
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/72.flash_ctrl_connect.1471749942
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/72.flash_ctrl_otp_reset.15569815
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/73.flash_ctrl_connect.2800506987
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/73.flash_ctrl_otp_reset.1834606824
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/74.flash_ctrl_connect.3212467014
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/74.flash_ctrl_otp_reset.3917519573
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/75.flash_ctrl_connect.4119755843
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/75.flash_ctrl_otp_reset.1316818793
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/76.flash_ctrl_connect.330822351
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/76.flash_ctrl_otp_reset.3899845227
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/77.flash_ctrl_connect.3083909767
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/77.flash_ctrl_otp_reset.1848418725
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/78.flash_ctrl_connect.300493382
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/78.flash_ctrl_otp_reset.2476345479
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/79.flash_ctrl_connect.3697486343
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/79.flash_ctrl_otp_reset.1449571536
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_alert_test.436533590
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_connect.2909538835
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_disable.2759459571
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_error_mp.1773950233
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_error_prog_win.3857816403
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_fetch_code.1249393651
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_hw_prog_rma_wipe_err.356058189
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_hw_read_seed_err.1606671283
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_hw_rma_reset.3502534105
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_hw_sec_otp.2378112034
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_intr_rd.1645446989
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_intr_rd_slow_flash.3121575126
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_intr_wr.1124403660
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_intr_wr_slow_flash.2428642990
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_invalid_op.3900904703
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_lcmgr_intg.33853163
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_mp_regions.4031398031
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_phy_arb.50818696
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_prog_reset.41902400
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rand_ops.1429331847
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_re_evict.21545371
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_ro.286800780
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_ro_derr.3384661395
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_ro_serr.2746892289
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rw.1929803704
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rw_derr.2025890409
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rw_evict.3647527743
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rw_evict_all_en.387289585
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_rw_serr.640802617
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_sec_info_access.493685556
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_smoke.3330017794
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/8.flash_ctrl_wo.3412996276
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_alert_test.2037359694
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_connect.1251087461
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_disable.2976659198
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_error_mp.961007066
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_error_prog_win.1477827207
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_fetch_code.4224637045
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_hw_prog_rma_wipe_err.4083264908
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_hw_read_seed_err.3084487135
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_hw_rma_reset.4023956237
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_hw_sec_otp.2657302297
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_intr_rd.1895317727
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_intr_rd_slow_flash.2753688049
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_intr_wr.2062866862
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_intr_wr_slow_flash.866394117
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_invalid_op.3979473387
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_lcmgr_intg.1511640270
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_mp_regions.1676050775
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_otp_reset.3157756645
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_phy_arb.860086885
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_prog_reset.1149068756
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rand_ops.301163234
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_re_evict.414316615
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_ro.2421299324
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_ro_derr.185868130
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_ro_serr.3989389798
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rw.3540837786
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rw_derr.2844858786
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_rw_evict_all_en.864702890
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_sec_info_access.3369979969
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_smoke.3578949657
/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/9.flash_ctrl_wo.2943770757

---

Total test records in report: 1273

---

tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html

---

TEST NO	TEST LOCATION	TEST NAME	STATUS	STARTED	FINISHED	SIMULATION TIME
T1	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_smoke_hw.3134217287			Feb 09 04:58:23 AM UTC 25	Feb 09 04:58:57 AM UTC 25	47210600 ps
T2	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_sw_op.3418674565			Feb 09 04:58:24 AM UTC 25	Feb 09 04:58:59 AM UTC 25	37308700 ps
T3	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_fetch_code.4181251224			Feb 09 04:58:32 AM UTC 25	Feb 09 04:59:02 AM UTC 25	477053600 ps
T8	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_dir_rd.1311364145			Feb 09 04:58:24 AM UTC 25	Feb 09 04:59:11 AM UTC 25	38763000 ps
T13	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_write_word_sweep.1722129859			Feb 09 04:58:59 AM UTC 25	Feb 09 04:59:18 AM UTC 25	151747000 ps
T14	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep.1156626716			Feb 09 04:59:03 AM UTC 25	Feb 09 04:59:26 AM UTC 25	22555000 ps
T15	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_smoke.3205388871			Feb 09 04:58:22 AM UTC 25	Feb 09 04:59:30 AM UTC 25	26589200 ps
T16	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep_serr.3534029997			Feb 09 04:59:12 AM UTC 25	Feb 09 04:59:53 AM UTC 25	43178400 ps
T17	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_invalid_op.248630074			Feb 09 04:58:40 AM UTC 25	Feb 09 04:59:56 AM UTC 25	2009719300 ps
T18	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_read_word_sweep_derr.612477720			Feb 09 04:59:31 AM UTC 25	Feb 09 05:00:11 AM UTC 25	58866200 ps
T29	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_mid_op_rst.4197907027			Feb 09 04:58:46 AM UTC 25	Feb 09 05:00:15 AM UTC 25	996341700 ps
T58	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_sec_otp.1556897437			Feb 09 04:58:26 AM UTC 25	Feb 09 05:00:23 AM UTC 25	10834739100 ps
T32	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_serr_address.2750116409			Feb 09 04:59:27 AM UTC 25	Feb 09 05:00:26 AM UTC 25	1120594100 ps
T65	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_buff_evict.563058148			Feb 09 04:58:25 AM UTC 25	Feb 09 05:00:34 AM UTC 25	210208600 ps
T4	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_otp_reset.1699080481			Feb 09 04:58:30 AM UTC 25	Feb 09 05:00:50 AM UTC 25	34649900 ps
T9	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_serr_counter.2069487482			Feb 09 04:59:19 AM UTC 25	Feb 09 05:00:51 AM UTC 25	2041745100 ps
T71	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_prog_reset.1430276058			Feb 09 05:00:51 AM UTC 25	Feb 09 05:01:14 AM UTC 25	21237200 ps
T22	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro.3026631879			Feb 09 04:59:11 AM UTC 25	Feb 09 05:01:25 AM UTC 25	525241200 ps
T72	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_wo.1365748793			Feb 09 04:58:58 AM UTC 25	Feb 09 05:01:42 AM UTC 25	7351289000 ps
T33	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_wr.105506076			Feb 09 05:00:27 AM UTC 25	Feb 09 05:02:03 AM UTC 25	5174169900 ps
T34	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_evict.896363876			Feb 09 05:01:15 AM UTC 25	Feb 09 05:02:10 AM UTC 25	30142800 ps
T50	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro_serr.3801232108			Feb 09 04:59:17 AM UTC 25	Feb 09 05:02:22 AM UTC 25	1228550300 ps
T35	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_evict_all_en.1256307612			Feb 09 05:01:26 AM UTC 25	Feb 09 05:02:26 AM UTC 25	32800100 ps
T37	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_re_evict.577137171			Feb 09 05:01:43 AM UTC 25	Feb 09 05:02:32 AM UTC 25	84206000 ps
T143	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_disable.1928898809			Feb 09 05:02:04 AM UTC 25	Feb 09 05:02:46 AM UTC 25	74520700 ps
T62	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_ro_derr.2770799740			Feb 09 04:59:41 AM UTC 25	Feb 09 05:02:54 AM UTC 25	657218800 ps
T23	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_connect.4044741798			Feb 09 05:02:27 AM UTC 25	Feb 09 05:02:55 AM UTC 25	98488400 ps
T51	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_serr.1472068857			Feb 09 04:59:17 AM UTC 25	Feb 09 05:03:03 AM UTC 25	1561238200 ps
T5	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_wr_intg.451468289			Feb 09 05:02:33 AM UTC 25	Feb 09 05:03:05 AM UTC 25	46794100 ps
T6	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_access_after_disable.812447745			Feb 09 05:02:46 AM UTC 25	Feb 09 05:03:10 AM UTC 25	16754000 ps
T63	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_intg.3360249938			Feb 09 05:02:32 AM UTC 25	Feb 09 05:03:17 AM UTC 25	255432500 ps
T46	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_rd.2920946901			Feb 09 05:00:23 AM UTC 25	Feb 09 05:03:21 AM UTC 25	757393600 ps
T74	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_arb_redun.376042371			Feb 09 05:02:55 AM UTC 25	Feb 09 05:03:25 AM UTC 25	636439400 ps
T83	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_ack_consistency.2547400136			Feb 09 05:03:06 AM UTC 25	Feb 09 05:03:29 AM UTC 25	44517000 ps
T125	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_config_regwen.1359043710			Feb 09 05:03:09 AM UTC 25	Feb 09 05:03:30 AM UTC 25	61029400 ps
T82	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_host_grant_err.1068561708			Feb 09 05:03:05 AM UTC 25	Feb 09 05:03:35 AM UTC 25	45004600 ps
T79	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_rd_slow_flash.1948855663			Feb 09 05:00:34 AM UTC 25	Feb 09 05:03:35 AM UTC 25	5934575200 ps
T81	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_derr_detect.688095893			Feb 09 04:59:58 AM UTC 25	Feb 09 05:03:37 AM UTC 25	1244587800 ps
T126	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_lcmgr_intg.3178253090			Feb 09 05:03:18 AM UTC 25	Feb 09 05:03:38 AM UTC 25	15534000 ps
T95	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw_derr.330798051			Feb 09 04:59:55 AM UTC 25	Feb 09 05:03:40 AM UTC 25	7297146500 ps
T84	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_read_seed_err.463032662			Feb 09 05:03:22 AM UTC 25	Feb 09 05:03:46 AM UTC 25	38519200 ps
T52	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_fs_sup.295145587			Feb 09 05:02:54 AM UTC 25	Feb 09 05:03:47 AM UTC 25	305559000 ps
T109	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_alert_test.3212216522			Feb 09 05:03:31 AM UTC 25	Feb 09 05:03:51 AM UTC 25	81712100 ps
T56	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_oversize_error.1812311203			Feb 09 05:00:12 AM UTC 25	Feb 09 05:03:51 AM UTC 25	1368248300 ps
T40	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_sec_info_access.3581432333			Feb 09 05:02:16 AM UTC 25	Feb 09 05:03:52 AM UTC 25	439003600 ps
T392	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_host_addr_infection.1596039472			Feb 09 05:03:29 AM UTC 25	Feb 09 05:04:06 AM UTC 25	27930500 ps
T38	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_intr_wr_slow_flash.2495098142			Feb 09 05:00:50 AM UTC 25	Feb 09 05:04:06 AM UTC 25	68178540900 ps
T463	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_smoke_hw.2667657673			Feb 09 05:03:36 AM UTC 25	Feb 09 05:04:13 AM UTC 25	16566000 ps
T236	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_sw_op.3748050342			Feb 09 05:03:38 AM UTC 25	Feb 09 05:04:30 AM UTC 25	112543300 ps
T124	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rd_ooo.542229841			Feb 09 05:03:26 AM UTC 25	Feb 09 05:04:41 AM UTC 25	38105700 ps
T55	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_fetch_code.3019636904			Feb 09 05:04:31 AM UTC 25	Feb 09 05:05:17 AM UTC 25	845656800 ps
T216	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_arb.2336293589			Feb 09 05:03:47 AM UTC 25	Feb 09 05:05:31 AM UTC 25	157745500 ps
T134	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_prog_rma_wipe_err.1428949006			Feb 09 05:03:22 AM UTC 25	Feb 09 05:05:32 AM UTC 25	10012172300 ps
T114	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_sec_otp.2661910552			Feb 09 05:03:48 AM UTC 25	Feb 09 05:05:43 AM UTC 25	4105180800 ps
T100	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_host_dir_rd.2249411640			Feb 09 05:03:40 AM UTC 25	Feb 09 05:05:59 AM UTC 25	48228800 ps
T87	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_invalid_op.1033934781			Feb 09 05:05:18 AM UTC 25	Feb 09 05:06:50 AM UTC 25	3071558400 ps
T132	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_otp_reset.4157671718			Feb 09 05:04:07 AM UTC 25	Feb 09 05:07:07 AM UTC 25	48273400 ps
T26	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rd_buff_evict.4158742172			Feb 09 05:03:41 AM UTC 25	Feb 09 05:07:14 AM UTC 25	1409190200 ps
T66	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_mid_op_rst.440812069			Feb 09 05:05:32 AM UTC 25	Feb 09 05:07:27 AM UTC 25	3426110100 ps
T205	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_read_word_sweep_serr.1776662335			Feb 09 05:06:41 AM UTC 25	Feb 09 05:07:27 AM UTC 25	48979900 ps
T206	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_smoke.1596763234			Feb 09 05:03:35 AM UTC 25	Feb 09 05:07:33 AM UTC 25	336367300 ps
T207	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro.1660313271			Feb 09 05:05:44 AM UTC 25	Feb 09 05:07:40 AM UTC 25	498211200 ps
T233	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_read_word_sweep_derr.2178485136			Feb 09 05:07:15 AM UTC 25	Feb 09 05:07:46 AM UTC 25	59890200 ps
T157	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rw.656461573			Feb 09 04:59:12 AM UTC 25	Feb 09 05:08:04 AM UTC 25	3401833100 ps
T213	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_integrity.1344527995			Feb 09 05:00:15 AM UTC 25	Feb 09 05:08:08 AM UTC 25	11828895100 ps
T27	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_erase_suspend.797387616			Feb 09 04:58:29 AM UTC 25	Feb 09 05:08:23 AM UTC 25	2701079300 ps
T28	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_mp_regions.108944421			Feb 09 04:58:32 AM UTC 25	Feb 09 05:08:24 AM UTC 25	10464581100 ps
T166	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_serr_counter.3327469861			Feb 09 05:07:05 AM UTC 25	Feb 09 05:08:33 AM UTC 25	497831600 ps
T167	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_prog_reset.2892493916			Feb 09 05:08:24 AM UTC 25	Feb 09 05:08:52 AM UTC 25	98637000 ps
T168	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_serr_address.3230873727			Feb 09 05:07:08 AM UTC 25	Feb 09 05:08:55 AM UTC 25	1024361300 ps
T36	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_evict.2671111330			Feb 09 05:08:26 AM UTC 25	Feb 09 05:09:25 AM UTC 25	77331800 ps
T39	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_wr.1933746126			Feb 09 05:08:03 AM UTC 25	Feb 09 05:09:28 AM UTC 25	6685355600 ps
T169	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_disable.858519813			Feb 09 05:08:56 AM UTC 25	Feb 09 05:09:34 AM UTC 25	18507600 ps
T112	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_evict_all_en.2414963001			Feb 09 05:08:34 AM UTC 25	Feb 09 05:09:36 AM UTC 25	70380500 ps
T113	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro_serr.2437675791			Feb 09 05:06:51 AM UTC 25	Feb 09 05:09:53 AM UTC 25	1268100300 ps
T24	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_connect.739886053			Feb 09 05:09:37 AM UTC 25	Feb 09 05:09:55 AM UTC 25	16863600 ps
T158	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_re_evict.3805200604			Feb 09 05:08:53 AM UTC 25	Feb 09 05:09:58 AM UTC 25	191718100 ps
T391	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_wo.3521190893			Feb 09 05:05:33 AM UTC 25	Feb 09 05:10:02 AM UTC 25	16625817600 ps
T227	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_phy_arb.3628986263			Feb 09 04:58:26 AM UTC 25	Feb 09 05:10:04 AM UTC 25	5794470300 ps
T7	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_wr_intg.2254425767			Feb 09 05:09:56 AM UTC 25	Feb 09 05:10:23 AM UTC 25	160592000 ps
T393	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_smoke.683305801			Feb 09 05:10:43 AM UTC 25	Feb 09 05:12:13 AM UTC 25	28339700 ps
T20	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_access_after_disable.1754195998			Feb 09 05:09:58 AM UTC 25	Feb 09 05:10:28 AM UTC 25	42965700 ps
T208	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_ro_derr.2950595697			Feb 09 05:07:22 AM UTC 25	Feb 09 05:10:31 AM UTC 25	2464723000 ps
T211	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_oversize_error.2968131070			Feb 09 05:07:34 AM UTC 25	Feb 09 05:10:32 AM UTC 25	4539832700 ps
T73	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_stress_all.1349853457			Feb 09 05:09:35 AM UTC 25	Feb 09 05:10:32 AM UTC 25	143761000 ps
T47	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_derr.3606952474			Feb 09 05:07:27 AM UTC 25	Feb 09 05:10:32 AM UTC 25	2813593900 ps
T358	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rd_intg.3347846680			Feb 09 05:09:53 AM UTC 25	Feb 09 05:10:35 AM UTC 25	64808300 ps
T91	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_arb_redun.2540963936			Feb 09 05:10:05 AM UTC 25	Feb 09 05:10:37 AM UTC 25	1015889900 ps
T48	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_rd.896727593			Feb 09 05:07:48 AM UTC 25	Feb 09 05:10:43 AM UTC 25	540501600 ps
T395	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw_serr.1222649158			Feb 09 05:06:55 AM UTC 25	Feb 09 05:10:44 AM UTC 25	1306274000 ps
T228	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_host_grant_err.3076802318			Feb 09 05:10:24 AM UTC 25	Feb 09 05:10:44 AM UTC 25	15424000 ps
T41	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_sec_info_access.872116680			Feb 09 05:09:28 AM UTC 25	Feb 09 05:10:45 AM UTC 25	673287700 ps
T174	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_read_seed_err.3031848214			Feb 09 05:10:33 AM UTC 25	Feb 09 05:10:51 AM UTC 25	25102200 ps
T70	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_phy_ack_consistency.4109986376			Feb 09 05:10:29 AM UTC 25	Feb 09 05:10:55 AM UTC 25	42500000 ps
T186	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_lcmgr_intg.3031604988			Feb 09 05:10:33 AM UTC 25	Feb 09 05:10:55 AM UTC 25	15646500 ps
T380	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_config_regwen.3156590548			Feb 09 05:10:30 AM UTC 25	Feb 09 05:10:57 AM UTC 25	39275300 ps
T270	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_fs_sup.2078249321			Feb 09 05:10:03 AM UTC 25	Feb 09 05:11:05 AM UTC 25	4631732700 ps
T110	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_alert_test.3418108381			Feb 09 05:10:38 AM UTC 25	Feb 09 05:11:07 AM UTC 25	34053700 ps
T67	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_erase_suspend.3538824088			Feb 09 05:03:52 AM UTC 25	Feb 09 05:11:15 AM UTC 25	771008700 ps
T300	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_host_addr_infection.837820594			Feb 09 05:10:36 AM UTC 25	Feb 09 05:11:20 AM UTC 25	28404500 ps
T464	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_smoke_hw.3298480190			Feb 09 05:10:44 AM UTC 25	Feb 09 05:11:23 AM UTC 25	53754000 ps
T465	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_sw_op.4064543444			Feb 09 05:10:45 AM UTC 25	Feb 09 05:11:28 AM UTC 25	23076700 ps
T138	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_prog_rma_wipe_err.1221105412			Feb 09 05:10:33 AM UTC 25	Feb 09 05:11:36 AM UTC 25	10055748500 ps
T223	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_host_dir_rd.2292421986			Feb 09 05:10:52 AM UTC 25	Feb 09 05:11:48 AM UTC 25	92100700 ps
T57	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_fetch_code.3084614404			Feb 09 05:11:24 AM UTC 25	Feb 09 05:12:06 AM UTC 25	402138500 ps
T115	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_sec_otp.2731933579			Feb 09 05:10:58 AM UTC 25	Feb 09 05:12:45 AM UTC 25	3501063500 ps
T80	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_wr_slow_flash.4293083601			Feb 09 05:08:08 AM UTC 25	Feb 09 05:12:49 AM UTC 25	40703145300 ps
T246	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_derr_detect.1859435365			Feb 09 05:07:28 AM UTC 25	Feb 09 05:13:02 AM UTC 25	790725600 ps
T159	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_invalid_op.1602366921			Feb 09 05:12:07 AM UTC 25	Feb 09 05:13:34 AM UTC 25	1861102200 ps
T394	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_read_word_sweep_serr.2149669441			Feb 09 05:13:03 AM UTC 25	Feb 09 05:13:42 AM UTC 25	24442600 ps
T78	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_mid_op_rst.367583990			Feb 09 05:12:15 AM UTC 25	Feb 09 05:13:47 AM UTC 25	3424387000 ps
T30	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rd_buff_evict.80288581			Feb 09 05:10:58 AM UTC 25	Feb 09 05:14:09 AM UTC 25	4655068100 ps
T31	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_mp_regions.3933399986			Feb 09 05:04:14 AM UTC 25	Feb 09 05:14:37 AM UTC 25	25924338900 ps
T133	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_otp_reset.705833800			Feb 09 05:11:08 AM UTC 25	Feb 09 05:14:59 AM UTC 25	65076500 ps
T140	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_rma_reset.2811725260			Feb 09 04:58:30 AM UTC 25	Feb 09 05:15:02 AM UTC 25	120167610000 ps
T42	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_mp_regions.1081388579			Feb 09 05:11:20 AM UTC 25	Feb 09 05:15:09 AM UTC 25	7778370600 ps
T151	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_read_word_sweep_derr.766324308			Feb 09 05:14:21 AM UTC 25	Feb 09 05:15:09 AM UTC 25	32730200 ps
T152	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro.2743928917			Feb 09 05:12:46 AM UTC 25	Feb 09 05:15:13 AM UTC 25	474400600 ps
T153	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_serr_counter.746840358			Feb 09 05:13:48 AM UTC 25	Feb 09 05:15:21 AM UTC 25	2297486400 ps
T154	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rw.2239586241			Feb 09 05:06:00 AM UTC 25	Feb 09 05:15:23 AM UTC 25	15734353900 ps
T155	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_serr_address.3988647264			Feb 09 05:14:10 AM UTC 25	Feb 09 05:15:38 AM UTC 25	2179152400 ps
T156	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_error_prog_win.1473931660			Feb 09 04:58:35 AM UTC 25	Feb 09 05:15:44 AM UTC 25	1194287500 ps
T49	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_intr_rd_slow_flash.214575666			Feb 09 05:08:05 AM UTC 25	Feb 09 05:15:44 AM UTC 25	12774863400 ps
T304	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_wo.2100012148			Feb 09 05:12:15 AM UTC 25	Feb 09 05:15:59 AM UTC 25	8048989900 ps
T160	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rand_ops.4251082768			Feb 09 04:58:23 AM UTC 25	Feb 09 05:16:08 AM UTC 25	85972700 ps
T306	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_prog_reset.1297592334			Feb 09 05:15:39 AM UTC 25	Feb 09 05:16:08 AM UTC 25	47766300 ps
T462	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_integrity.673582538			Feb 09 05:07:41 AM UTC 25	Feb 09 05:16:09 AM UTC 25	3922406900 ps
T466	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro_serr.636020281			Feb 09 05:13:36 AM UTC 25	Feb 09 05:16:22 AM UTC 25	628201500 ps
T53	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_evict.1594132447			Feb 09 05:15:45 AM UTC 25	Feb 09 05:16:29 AM UTC 25	29517600 ps
T200	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_disable.425047771			Feb 09 05:16:01 AM UTC 25	Feb 09 05:16:31 AM UTC 25	13313700 ps
T460	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_evict_all_en.243863087			Feb 09 05:15:45 AM UTC 25	Feb 09 05:16:31 AM UTC 25	27698600 ps
T25	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_connect.2924578411			Feb 09 05:16:23 AM UTC 25	Feb 09 05:16:49 AM UTC 25	116207500 ps
T467	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_serr.2427624274			Feb 09 05:13:43 AM UTC 25	Feb 09 05:16:51 AM UTC 25	3972684200 ps
T21	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_access_after_disable.1761337516			Feb 09 05:16:32 AM UTC 25	Feb 09 05:16:57 AM UTC 25	16617200 ps
T19	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_wr_intg.1042662391			Feb 09 05:16:32 AM UTC 25	Feb 09 05:17:00 AM UTC 25	213449600 ps
T434	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_re_evict.2168970024			Feb 09 05:16:01 AM UTC 25	Feb 09 05:17:01 AM UTC 25	95955700 ps
T468	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_wr.1273470860			Feb 09 05:15:13 AM UTC 25	Feb 09 05:17:01 AM UTC 25	4641058100 ps
T229	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_host_grant_err.3474827566			Feb 09 05:16:52 AM UTC 25	Feb 09 05:17:13 AM UTC 25	23318300 ps
T230	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_ack_consistency.640374750			Feb 09 05:16:57 AM UTC 25	Feb 09 05:17:16 AM UTC 25	43722700 ps
T317	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rd_intg.3968259019			Feb 09 05:16:30 AM UTC 25	Feb 09 05:17:19 AM UTC 25	978224300 ps
T187	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_lcmgr_intg.1382174685			Feb 09 05:17:02 AM UTC 25	Feb 09 05:17:23 AM UTC 25	46453000 ps
T222	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_config_regwen.2215822368			Feb 09 05:17:00 AM UTC 25	Feb 09 05:17:27 AM UTC 25	81751500 ps
T92	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_arb_redun.3406491810			Feb 09 05:16:50 AM UTC 25	Feb 09 05:17:31 AM UTC 25	825467900 ps
T175	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_sec_info_access.3582835441			Feb 09 05:16:09 AM UTC 25	Feb 09 05:17:34 AM UTC 25	2233129900 ps
T273	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_read_seed_err.1544842792			Feb 09 05:17:08 AM UTC 25	Feb 09 05:17:36 AM UTC 25	28566700 ps
T430	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_fs_sup.2360204167			Feb 09 05:16:40 AM UTC 25	Feb 09 05:17:37 AM UTC 25	478427600 ps
T209	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_ro_derr.2782442811			Feb 09 05:14:39 AM UTC 25	Feb 09 05:17:37 AM UTC 25	1448708000 ps
T111	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_alert_test.3594108278			Feb 09 05:17:20 AM UTC 25	Feb 09 05:17:41 AM UTC 25	521214800 ps
T303	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_host_addr_infection.503999539			Feb 09 05:17:17 AM UTC 25	Feb 09 05:17:55 AM UTC 25	65546200 ps
T43	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_rd.193411499			Feb 09 05:15:10 AM UTC 25	Feb 09 05:18:02 AM UTC 25	7422027600 ps
T469	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_smoke_hw.1406661914			Feb 09 05:17:27 AM UTC 25	Feb 09 05:18:14 AM UTC 25	19494000 ps
T470	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_sec_otp.1223730788			Feb 09 05:17:37 AM UTC 25	Feb 09 05:18:19 AM UTC 25	640528300 ps
T471	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_sw_op.3653326973			Feb 09 05:17:32 AM UTC 25	Feb 09 05:18:25 AM UTC 25	96415300 ps
T210	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw_derr.2840284000			Feb 09 05:14:49 AM UTC 25	Feb 09 05:18:48 AM UTC 25	15391826200 ps
T177	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_prog_rma_wipe_err.851568446			Feb 09 05:17:14 AM UTC 25	Feb 09 05:18:48 AM UTC 25	10019678100 ps
T64	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_fetch_code.615045612			Feb 09 05:18:15 AM UTC 25	Feb 09 05:19:04 AM UTC 25	1442349600 ps
T472	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_rd_slow_flash.2609880141			Feb 09 05:15:22 AM UTC 25	Feb 09 05:19:04 AM UTC 25	23993929200 ps
T269	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_derr_detect.1979806722			Feb 09 05:15:01 AM UTC 25	Feb 09 05:19:12 AM UTC 25	957031700 ps
T429	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_oversize_error.3643948556			Feb 09 05:15:03 AM UTC 25	Feb 09 05:19:16 AM UTC 25	1824987400 ps
T473	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_intr_wr_slow_flash.2090383789			Feb 09 05:15:24 AM UTC 25	Feb 09 05:19:32 AM UTC 25	55085207600 ps
T96	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_rma_err.206583067			Feb 09 05:03:11 AM UTC 25	Feb 09 05:19:45 AM UTC 25	41107754800 ps
T474	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_smoke.1536212154			Feb 09 05:17:24 AM UTC 25	Feb 09 05:19:53 AM UTC 25	32677900 ps
T232	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rd_buff_evict.4127447548			Feb 09 05:17:36 AM UTC 25	Feb 09 05:20:29 AM UTC 25	735524600 ps
T475	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_read_word_sweep_serr.610853732			Feb 09 05:19:46 AM UTC 25	Feb 09 05:20:30 AM UTC 25	204803700 ps
T170	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_invalid_op.1451112694			Feb 09 05:19:04 AM UTC 25	Feb 09 05:20:58 AM UTC 25	2177860100 ps
T196	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_otp_reset.2344531360			Feb 09 05:17:59 AM UTC 25	Feb 09 05:21:10 AM UTC 25	163757500 ps
T476	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_wo.3985821964			Feb 09 05:19:13 AM UTC 25	Feb 09 05:21:20 AM UTC 25	1668279900 ps
T221	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro.707979245			Feb 09 05:19:17 AM UTC 25	Feb 09 05:21:25 AM UTC 25	545367800 ps
T68	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_mid_op_rst.1436393860			Feb 09 05:19:06 AM UTC 25	Feb 09 05:21:27 AM UTC 25	649345700 ps
T477	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_read_word_sweep_derr.1439505612			Feb 09 05:20:59 AM UTC 25	Feb 09 05:21:34 AM UTC 25	19954100 ps
T478	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_host_dir_rd.1270394428			Feb 09 05:17:36 AM UTC 25	Feb 09 05:21:38 AM UTC 25	69012400 ps
T307	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_serr_address.863383095			Feb 09 05:20:31 AM UTC 25	Feb 09 05:21:56 AM UTC 25	992481700 ps
T479	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rw.4059954513			Feb 09 05:12:50 AM UTC 25	Feb 09 05:22:06 AM UTC 25	4178982700 ps
T480	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_serr_counter.81645976			Feb 09 05:20:30 AM UTC 25	Feb 09 05:22:15 AM UTC 25	1638849800 ps
T135	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_hw_rma_reset.689762488			Feb 09 05:03:53 AM UTC 25	Feb 09 05:22:17 AM UTC 25	190222662500 ps
T86	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_erase_suspend.2511870029			Feb 09 05:10:58 AM UTC 25	Feb 09 05:22:23 AM UTC 25	37241514400 ps
T171	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rand_ops.4089757295			Feb 09 05:17:32 AM UTC 25	Feb 09 05:22:24 AM UTC 25	750972800 ps
T172	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_rand_ops.4112486089			Feb 09 05:03:38 AM UTC 25	Feb 09 05:22:36 AM UTC 25	842785800 ps
T481	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro_serr.3458033006			Feb 09 05:19:54 AM UTC 25	Feb 09 05:22:56 AM UTC 25	747690200 ps
T482	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_serr.738035811			Feb 09 05:20:22 AM UTC 25	Feb 09 05:23:08 AM UTC 25	5098792400 ps
T54	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_evict.2102364376			Feb 09 05:22:19 AM UTC 25	Feb 09 05:23:09 AM UTC 25	57205600 ps
T483	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_evict_all_en.3413420589			Feb 09 05:22:24 AM UTC 25	Feb 09 05:23:15 AM UTC 25	36878600 ps
T201	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_disable.2018418594			Feb 09 05:22:37 AM UTC 25	Feb 09 05:23:21 AM UTC 25	11561000 ps
T268	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_re_evict.2045150426			Feb 09 05:22:25 AM UTC 25	Feb 09 05:23:33 AM UTC 25	73714200 ps
T484	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_wr.2529592912			Feb 09 05:21:57 AM UTC 25	Feb 09 05:23:34 AM UTC 25	4086787200 ps
T485	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_connect.3525822580			Feb 09 05:23:15 AM UTC 25	Feb 09 05:23:35 AM UTC 25	65726400 ps
T486	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_ro_derr.856618053			Feb 09 05:21:10 AM UTC 25	Feb 09 05:23:54 AM UTC 25	619012300 ps
T487	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_host_grant_err.1889707478			Feb 09 05:23:35 AM UTC 25	Feb 09 05:24:03 AM UTC 25	15581500 ps
T94	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_arb_redun.2327150278			Feb 09 05:23:35 AM UTC 25	Feb 09 05:24:05 AM UTC 25	835406800 ps
T141	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_hw_rma_reset.1901581407			Feb 09 05:11:08 AM UTC 25	Feb 09 05:24:07 AM UTC 25	40123748400 ps
T218	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_phy_arb.3097655909			Feb 09 05:17:37 AM UTC 25	Feb 09 05:24:10 AM UTC 25	1463296200 ps
T451	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_fs_sup.3366741013			Feb 09 05:23:21 AM UTC 25	Feb 09 05:24:14 AM UTC 25	1296364400 ps
T488	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_config_regwen.2393495887			Feb 09 05:23:55 AM UTC 25	Feb 09 05:24:21 AM UTC 25	34114400 ps
T274	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_read_seed_err.3314952708			Feb 09 05:24:05 AM UTC 25	Feb 09 05:24:22 AM UTC 25	38644000 ps
T278	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_lcmgr_intg.2331409215			Feb 09 05:24:04 AM UTC 25	Feb 09 05:24:31 AM UTC 25	177183500 ps
T489	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_alert_test.491349216			Feb 09 05:24:08 AM UTC 25	Feb 09 05:24:35 AM UTC 25	40306900 ps
T312	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_erase_suspend.2062079959			Feb 09 05:17:39 AM UTC 25	Feb 09 05:24:37 AM UTC 25	5567943800 ps
T490	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_integrity.539753125			Feb 09 05:15:10 AM UTC 25	Feb 09 05:24:41 AM UTC 25	3610468300 ps
T491	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_smoke_hw.1280387648			Feb 09 05:24:15 AM UTC 25	Feb 09 05:24:54 AM UTC 25	92199100 ps
T492	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_sw_op.1571907939			Feb 09 05:24:23 AM UTC 25	Feb 09 05:25:04 AM UTC 25	42973500 ps
T176	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_sec_info_access.4128791507			Feb 09 05:23:09 AM UTC 25	Feb 09 05:25:08 AM UTC 25	6042094400 ps
T493	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_rd_slow_flash.2631584054			Feb 09 05:22:07 AM UTC 25	Feb 09 05:25:09 AM UTC 25	23172717000 ps
T494	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_derr_detect.3313951015			Feb 09 05:21:25 AM UTC 25	Feb 09 05:25:10 AM UTC 25	796613200 ps
T495	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_oversize_error.1008164663			Feb 09 05:21:29 AM UTC 25	Feb 09 05:25:13 AM UTC 25	1310000600 ps
T496	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_prog_reset.2009141686			Feb 09 05:22:19 AM UTC 25	Feb 09 05:25:17 AM UTC 25	2245760600 ps
T497	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw_derr.2436246015			Feb 09 05:21:21 AM UTC 25	Feb 09 05:25:21 AM UTC 25	5047588200 ps
T276	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_hw_prog_rma_wipe_err.3672348766			Feb 09 05:24:06 AM UTC 25	Feb 09 05:25:27 AM UTC 25	10042961500 ps
T350	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_rd.436356995			Feb 09 05:21:39 AM UTC 25	Feb 09 05:25:37 AM UTC 25	21602464100 ps
T319	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_intr_wr_slow_flash.896119338			Feb 09 05:22:16 AM UTC 25	Feb 09 05:25:38 AM UTC 25	84235254800 ps
T498	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_fetch_code.2035431134			Feb 09 05:25:11 AM UTC 25	Feb 09 05:25:44 AM UTC 25	3207752300 ps
T219	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_phy_arb.3177455694			Feb 09 05:10:58 AM UTC 25	Feb 09 05:26:09 AM UTC 25	3341221900 ps
T499	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_sec_otp.3260226669			Feb 09 05:24:38 AM UTC 25	Feb 09 05:26:14 AM UTC 25	1923166100 ps
T328	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/2.flash_ctrl_rand_ops.1556942501			Feb 09 05:10:45 AM UTC 25	Feb 09 05:26:21 AM UTC 25	1632217500 ps
T500	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_smoke.3645153007			Feb 09 05:24:11 AM UTC 25	Feb 09 05:26:47 AM UTC 25	81320100 ps
T85	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_mid_op_rst.430467396			Feb 09 05:25:39 AM UTC 25	Feb 09 05:27:04 AM UTC 25	945694300 ps
T501	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_invalid_op.3525080618			Feb 09 05:25:38 AM UTC 25	Feb 09 05:27:08 AM UTC 25	2769140000 ps
T265	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_host_dir_rd.3365353307			Feb 09 05:24:35 AM UTC 25	Feb 09 05:27:09 AM UTC 25	503689300 ps
T502	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_read_word_sweep_serr.2988936231			Feb 09 05:26:32 AM UTC 25	Feb 09 05:27:18 AM UTC 25	121079800 ps
T503	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_rw.501431545			Feb 09 05:19:33 AM UTC 25	Feb 09 05:27:34 AM UTC 25	6899367500 ps
T504	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_read_word_sweep_derr.3529190518			Feb 09 05:27:10 AM UTC 25	Feb 09 05:27:49 AM UTC 25	18977000 ps
T266	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rd_buff_evict.1129192389			Feb 09 05:24:35 AM UTC 25	Feb 09 05:27:51 AM UTC 25	1183695000 ps
T305	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro.2246851825			Feb 09 05:26:10 AM UTC 25	Feb 09 05:28:02 AM UTC 25	1009428800 ps
T505	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_serr_address.1862739060			Feb 09 05:27:05 AM UTC 25	Feb 09 05:28:13 AM UTC 25	477572300 ps
T506	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_serr_counter.3671610792			Feb 09 05:26:47 AM UTC 25	Feb 09 05:28:14 AM UTC 25	1872958600 ps
T507	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro_serr.3775075685			Feb 09 05:26:32 AM UTC 25	Feb 09 05:28:39 AM UTC 25	2366236900 ps
T183	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_otp_reset.1328310514			Feb 09 05:25:05 AM UTC 25	Feb 09 05:28:55 AM UTC 25	41823700 ps
T88	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_mp_regions.1330664032			Feb 09 05:18:03 AM UTC 25	Feb 09 05:29:12 AM UTC 25	85590721600 ps
T508	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_wo.2446393965			Feb 09 05:25:45 AM UTC 25	Feb 09 05:29:23 AM UTC 25	2149727700 ps
T283	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/1.flash_ctrl_error_prog_win.2580895442			Feb 09 05:05:00 AM UTC 25	Feb 09 05:29:27 AM UTC 25	957572300 ps
T509	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_ro_derr.483839927			Feb 09 05:27:10 AM UTC 25	Feb 09 05:29:38 AM UTC 25	755764300 ps
T510	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_prog_reset.2107071538			Feb 09 05:28:57 AM UTC 25	Feb 09 05:29:44 AM UTC 25	675617100 ps
T511	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_wr.389207249			Feb 09 05:28:14 AM UTC 25	Feb 09 05:29:57 AM UTC 25	10684782800 ps
T447	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw_evict_all_en.1023105421			Feb 09 05:29:23 AM UTC 25	Feb 09 05:30:07 AM UTC 25	71564200 ps
T440	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw_evict.950317379			Feb 09 05:29:13 AM UTC 25	Feb 09 05:30:10 AM UTC 25	30630400 ps
T44	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_intr_rd.2482452915			Feb 09 05:28:02 AM UTC 25	Feb 09 05:30:12 AM UTC 25	2937936100 ps
T512	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_rw_serr.1127194046			Feb 09 05:26:46 AM UTC 25	Feb 09 05:30:16 AM UTC 25	1810907500 ps
T97	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_disable.2443407915			Feb 09 05:29:40 AM UTC 25	Feb 09 05:30:20 AM UTC 25	15773100 ps
T513	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/3.flash_ctrl_integrity.1081508435			Feb 09 05:21:35 AM UTC 25	Feb 09 05:30:21 AM UTC 25	8995287400 ps
T314	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_re_evict.2262772603			Feb 09 05:29:28 AM UTC 25	Feb 09 05:30:28 AM UTC 25	157958200 ps
T101	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_connect.2481814534			Feb 09 05:30:11 AM UTC 25	Feb 09 05:30:38 AM UTC 25	28111800 ps
T89	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_host_grant_err.1012339677			Feb 09 05:30:22 AM UTC 25	Feb 09 05:30:47 AM UTC 25	33709700 ps
T514	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_config_regwen.3563920334			Feb 09 05:30:22 AM UTC 25	Feb 09 05:30:49 AM UTC 25	19851200 ps
T301	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_stress_all.1583589391			Feb 09 05:02:23 AM UTC 25	Feb 09 05:30:49 AM UTC 25	2079074300 ps
T231	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_ack_consistency.3328087261			Feb 09 05:30:22 AM UTC 25	Feb 09 05:30:50 AM UTC 25	27359900 ps
T93	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_phy_arb_redun.340288678			Feb 09 05:30:17 AM UTC 25	Feb 09 05:30:53 AM UTC 25	884689800 ps
T279	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_lcmgr_intg.3284562252			Feb 09 05:30:29 AM UTC 25	Feb 09 05:30:55 AM UTC 25	15805400 ps
T98	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/0.flash_ctrl_hw_rma.4270482365			Feb 09 04:58:29 AM UTC 25	Feb 09 05:30:57 AM UTC 25	83818420400 ps
T515	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_oversize_error.3256399434			Feb 09 05:27:50 AM UTC 25	Feb 09 05:31:01 AM UTC 25	19540481600 ps
T516	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_fs_sup.4179640771			Feb 09 05:30:13 AM UTC 25	Feb 09 05:31:05 AM UTC 25	594381900 ps
T359	/workspaces/repo/scratch/os_regression/flash_ctrl-sim-vcs/coverage/default/4.flash_ctrl_hw_read_seed_err.3037509373			Feb 09 05:30:39 AM UTC 25	Feb 09 05:31:05 AM UTC 25	46671000 ps