GPIO Simulation Results

Monday June 24 2024 23:02:35 UTC

GitHub Revision: 6e698b4dfe

Branch: os_regression

Testplan

Simulator: VCS

Build randomization enabled with --build-seed 102849012855470111388983783327793201144267754054590670930996118558901483180117

Test Results

Stage	Name	Tests	Max Job Runtime	Simulated Time	Passing	Total	Pass Rate
V1	smoke	gpio_smoke	1.540s	57.913us	50	50	100.00
		gpio_smoke_no_pullup_pulldown	1.720s	809.732us	50	50	100.00
		gpio_smoke_en_cdc_prim	1.530s	209.101us	50	50	100.00
		gpio_smoke_no_pullup_pulldown_en_cdc_prim	1.490s	87.750us	50	50	100.00
V1	csr_hw_reset	gpio_csr_hw_reset	0.670s	39.558us	5	5	100.00
V1	csr_rw	gpio_csr_rw	0.660s	55.467us	20	20	100.00
V1	csr_bit_bash	gpio_csr_bit_bash	3.220s	261.539us	5	5	100.00
V1	csr_aliasing	gpio_csr_aliasing	0.810s	59.610us	5	5	100.00
V1	csr_mem_rw_with_rand_reset	gpio_csr_mem_rw_with_rand_reset	1.820s	38.681us	20	20	100.00
V1	regwen_csr_and_corresponding_lockable_csr	gpio_csr_rw	0.660s	55.467us	20	20	100.00
		gpio_csr_aliasing	0.810s	59.610us	5	5	100.00
V1		TOTAL			255	255	100.00
V2	direct_and_masked_out	gpio_random_dout_din	1.360s	82.015us	50	50	100.00
		gpio_random_dout_din_no_pullup_pulldown	1.380s	276.775us	50	50	100.00
V2	out_in_regs_read_write	gpio_dout_din_regs_random_rw	1.010s	292.502us	50	50	100.00
V2	gpio_interrupt_programming	gpio_intr_rand_pgm	1.550s	399.798us	50	50	100.00
V2	random_interrupt_trigger	gpio_rand_intr_trigger	3.880s	125.680us	50	50	100.00
V2	interrupt_and_noise_filter	gpio_intr_with_filter_rand_intr_event	3.790s	98.818us	50	50	100.00
V2	noise_filter_stress	gpio_filter_stress	27.780s	551.025us	50	50	100.00
V2	regs_long_reads_and_writes	gpio_random_long_reg_writes_reg_reads	6.150s	2.072ms	50	50	100.00
V2	full_random	gpio_full_random	1.140s	98.866us	50	50	100.00
V2	stress_all	gpio_stress_all	3.839m	14.948ms	50	50	100.00
V2	alert_test	gpio_alert_test	0.650s	15.597us	50	50	100.00
V2	intr_test	gpio_intr_test	0.670s	21.737us	50	50	100.00
V2	tl_d_oob_addr_access	gpio_tl_errors	3.240s	148.475us	20	20	100.00
V2	tl_d_illegal_access	gpio_tl_errors	3.240s	148.475us	20	20	100.00
V2	tl_d_outstanding_access	gpio_csr_rw	0.660s	55.467us	20	20	100.00
		gpio_same_csr_outstanding	0.900s	80.065us	20	20	100.00
		gpio_csr_aliasing	0.810s	59.610us	5	5	100.00
		gpio_csr_hw_reset	0.670s	39.558us	5	5	100.00
V2	tl_d_partial_access	gpio_csr_rw	0.660s	55.467us	20	20	100.00
		gpio_same_csr_outstanding	0.900s	80.065us	20	20	100.00
		gpio_csr_aliasing	0.810s	59.610us	5	5	100.00
		gpio_csr_hw_reset	0.670s	39.558us	5	5	100.00
V2		TOTAL			640	640	100.00
V2S	tl_intg_err	gpio_tl_intg_err	1.480s	102.318us	20	20	100.00
		gpio_sec_cm	0.950s	96.404us	5	5	100.00
V2S	sec_cm_bus_integrity	gpio_tl_intg_err	1.480s	102.318us	20	20	100.00
V2S		TOTAL			25	25	100.00
V3	stress_all_with_rand_reset	gpio_stress_all_with_rand_reset	48.222m	525.517ms	23	50	46.00
V3		TOTAL			23	50	46.00
		TOTAL			943	970	97.22

Testplan Progress

Items	Total	Written	Passing	Progress
V1	9	9	9	100.00
V2	14	14	14	100.00
V2S	2	2	2	100.00
V3	1	1	0	0.00

Coverage Results

Coverage Dashboard

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	GROUP
99.63	99.06	99.24	100.00	--	99.80	99.68	99.99

Failure Buckets

• UVM_ERROR (cip_base_vseq.sv:828) [gpio_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses. has 27 failures:
  • Test gpio_stress_all_with_rand_reset has 27 failures.

    • 0.gpio_stress_all_with_rand_reset.58494626160649455736805810892483238995119186901865217424833259932624864316025
      Line 2545, in log /container/opentitan-public/scratch/os_regression/gpio-sim-vcs/0.gpio_stress_all_with_rand_reset/latest/run.log

        UVM_ERROR @ 9934101885 ps: (cip_base_vseq.sv:828) [uvm_test_top.env.virtual_sequencer.gpio_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses.
        UVM_INFO @ 9934101885 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
        --- UVM Report catcher Summary ---
        
        
      

    • 1.gpio_stress_all_with_rand_reset.1714599189542952501809652313427137800748158104203045627934278893924945842116
      Line 348, in log /container/opentitan-public/scratch/os_regression/gpio-sim-vcs/1.gpio_stress_all_with_rand_reset/latest/run.log

        UVM_ERROR @ 507899653 ps: (cip_base_vseq.sv:828) [uvm_test_top.env.virtual_sequencer.gpio_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses.
        UVM_INFO @ 507899653 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
        --- UVM Report catcher Summary ---
        
        
      

    • ... and 25 more failures.

Past Results

• Latest
• lint
• 2024.06.24_08.21.36
• 2024.06.23_07.41.44
• 2024.06.22_11.28.11
• 2024.06.14_07.05.45
• 2024.06.12_04.41.54
• 2024.06.11_11.45.35