Design subhierarchy
dashboard | hierarchy | modlist | groups | tests | asserts

Go up
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
core_tlul_assert_device 100.00 100.00 100.00 100.00
gen_alert_tx[0].u_prim_alert_sender 100.00 100.00
gen_alert_tx[1].u_prim_alert_sender 100.00 100.00
gen_alert_tx[2].u_prim_alert_sender 100.00 100.00
gen_alert_tx[3].u_prim_alert_sender 100.00 100.00
gen_alert_tx[4].u_prim_alert_sender 77.78 77.78
gen_bufs[0].u_prim_mubi8_sender_read_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_bufs[0].u_prim_mubi8_sender_write_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_bufs[1].u_prim_mubi8_sender_read_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_bufs[1].u_prim_mubi8_sender_write_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_bufs[2].u_prim_mubi8_sender_read_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_bufs[2].u_prim_mubi8_sender_write_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_bufs[3].u_prim_mubi8_sender_read_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_bufs[3].u_prim_mubi8_sender_write_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_bufs[4].u_prim_mubi8_sender_read_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_bufs[4].u_prim_mubi8_sender_write_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_bufs[5].u_prim_mubi8_sender_read_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_bufs[5].u_prim_mubi8_sender_write_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_bufs[6].u_prim_mubi8_sender_read_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_bufs[6].u_prim_mubi8_sender_write_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_bufs[7].u_prim_mubi8_sender_read_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_bufs[7].u_prim_mubi8_sender_write_lock 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_partitions[0].gen_unbuffered.u_part_unbuf 94.53 98.44 95.74 97.87 83.33 94.64 97.14
gen_digest_write_lock.u_prim_mubi8_sender_write_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_otp_ctrl_ecc_reg 99.57 100.00 100.00 97.87 100.00 100.00
gen_ecc_dec[0].u_prim_secded_inv_72_64_dec 95.89 95.89
u_prim_secded_inv_72_64_enc 100.00 100.00
u_prim_mubi8_sender_read_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_mubi8_sender_write_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
gen_partitions[1].gen_unbuffered.u_part_unbuf 98.26 100.00 100.00 97.87 91.67 100.00 100.00
gen_digest_write_lock.u_prim_mubi8_sender_write_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_otp_ctrl_ecc_reg 99.57 100.00 100.00 97.87 100.00 100.00
gen_ecc_dec[0].u_prim_secded_inv_72_64_dec 95.89 95.89
u_prim_secded_inv_72_64_enc 100.00 100.00
u_prim_mubi8_sender_read_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_mubi8_sender_write_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
gen_partitions[2].gen_unbuffered.u_part_unbuf 98.26 100.00 100.00 97.87 91.67 100.00 100.00
gen_digest_write_lock.u_prim_mubi8_sender_write_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_otp_ctrl_ecc_reg 99.57 100.00 100.00 97.87 100.00 100.00
gen_ecc_dec[0].u_prim_secded_inv_72_64_dec 95.89 95.89
u_prim_secded_inv_72_64_enc 100.00 100.00
u_prim_mubi8_sender_read_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_mubi8_sender_write_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
gen_partitions[3].gen_buffered.u_part_buf 87.50 84.80 86.79 93.78 93.10 80.49 86.05
gen_digest_write_lock.u_prim_mubi8_sender_write_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_otp_ctrl_ecc_reg 92.08 100.00 66.67 93.73 100.00 100.00
gen_ecc_dec[0].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[1].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[2].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[3].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[4].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[5].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[6].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[7].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[8].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[9].u_prim_secded_inv_72_64_dec 93.15 93.15
u_prim_secded_inv_72_64_enc 100.00 100.00
u_prim_count 100.00 100.00
u_prim_mubi8_sender_read_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_mubi8_sender_write_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
gen_partitions[4].gen_buffered.u_part_buf 92.46 93.87 86.44 94.30 97.22 87.36 95.56
gen_digest_read_lock.u_prim_mubi8_sender_read_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_digest_write_lock.u_prim_mubi8_sender_write_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_otp_ctrl_ecc_reg 92.18 100.00 66.67 94.23 100.00 100.00
gen_ecc_dec[0].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[1].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[2].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[3].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[4].u_prim_secded_inv_72_64_dec 93.15 93.15
u_prim_secded_inv_72_64_enc 100.00 100.00
u_prim_count 100.00 100.00
u_prim_mubi8_sender_read_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_mubi8_sender_write_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
gen_partitions[5].gen_buffered.u_part_buf 91.44 93.87 86.44 93.73 91.67 87.36 95.56
gen_digest_read_lock.u_prim_mubi8_sender_read_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_digest_write_lock.u_prim_mubi8_sender_write_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_otp_ctrl_ecc_reg 92.07 100.00 66.67 93.69 100.00 100.00
gen_ecc_dec[0].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[10].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[1].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[2].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[3].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[4].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[5].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[6].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[7].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[8].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[9].u_prim_secded_inv_72_64_dec 93.15 93.15
u_prim_secded_inv_72_64_enc 100.00 100.00
u_prim_count 100.00 100.00
u_prim_mubi8_sender_read_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_mubi8_sender_write_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
gen_partitions[6].gen_buffered.u_part_buf 91.90 93.87 86.44 93.73 94.44 87.36 95.56
gen_digest_read_lock.u_prim_mubi8_sender_read_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_digest_write_lock.u_prim_mubi8_sender_write_lock 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_otp_ctrl_ecc_reg 92.07 100.00 66.67 93.69 100.00 100.00
gen_ecc_dec[0].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[10].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[1].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[2].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[3].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[4].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[5].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[6].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[7].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[8].u_prim_secded_inv_72_64_dec 93.15 93.15
gen_ecc_dec[9].u_prim_secded_inv_72_64_dec 93.15 93.15
u_prim_secded_inv_72_64_enc 100.00 100.00
u_prim_count 100.00 100.00
u_prim_mubi8_sender_read_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_mubi8_sender_write_lock_pre 100.00 100.00 100.00 100.00
gen_prim_buf.u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
gen_partitions[7].gen_lifecycle.u_part_buf 80.09 71.86 77.42 74.10 95.24 76.56 85.37
u_otp_ctrl_ecc_reg 88.12 100.00 66.67 73.91 100.00 100.00
gen_ecc_dec[0].u_prim_secded_inv_72_64_dec 81.85 81.85
gen_ecc_dec[10].u_prim_secded_inv_72_64_dec 71.23 71.23
gen_ecc_dec[1].u_prim_secded_inv_72_64_dec 72.60 72.60
gen_ecc_dec[2].u_prim_secded_inv_72_64_dec 67.12 67.12
gen_ecc_dec[3].u_prim_secded_inv_72_64_dec 63.70 63.70
gen_ecc_dec[4].u_prim_secded_inv_72_64_dec 71.23 71.23
gen_ecc_dec[5].u_prim_secded_inv_72_64_dec 71.23 71.23
gen_ecc_dec[6].u_prim_secded_inv_72_64_dec 84.25 84.25
gen_ecc_dec[7].u_prim_secded_inv_72_64_dec 64.38 64.38
gen_ecc_dec[8].u_prim_secded_inv_72_64_dec 58.90 58.90
gen_ecc_dec[9].u_prim_secded_inv_72_64_dec 82.19 82.19
u_prim_secded_inv_72_64_enc 100.00 100.00
u_prim_count 100.00 100.00
u_prim_mubi8_sender_read_lock_pre 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
u_prim_mubi8_sender_write_lock_pre 79.17 37.50 100.00 100.00
gen_prim_buf.u_prim_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
otp_ctrl_core_csr_assert 100.00 100.00
prim_tlul_assert_device 100.00 100.00 100.00 100.00
u_edn_arb 92.49 92.31 84.31 100.00 93.33
u_intr_error 100.00 100.00 100.00 100.00 100.00
u_intr_operation_done 100.00 100.00 100.00 100.00 100.00
u_keygmr_key_valid 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_otp 96.17 91.72 94.58 100.00 100.00 90.71 100.00
gen_generic.u_impl_generic 96.17 91.72 94.58 100.00 100.00 90.71 100.00
u_dec 100.00 100.00 100.00
u_enc 100.00 100.00
u_prim_ram_1p_adv 99.58 98.31 100.00 100.00 100.00
u_mem 98.85 96.55 100.00 100.00
gen_generic.u_impl_generic 98.85 96.55 100.00 100.00
u_reg_top 94.50 89.51 93.19 100.00 89.82 100.00
u_chk 100.00 100.00 100.00 100.00
u_chk 100.00 100.00
u_tlul_data_integ_dec 100.00 100.00 100.00
u_data_chk 100.00 100.00
u_csr0_field0 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr0_field1 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr0_field2 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr0_field3 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr0_field4 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr1_field0 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr1_field1 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr1_field2 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr1_field3 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr1_field4 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr2 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr3_field0 93.33 100.00 80.00 100.00
wr_en_data_arb 83.33 100.00 66.67
u_csr3_field1 93.33 100.00 80.00 100.00
wr_en_data_arb 83.33 100.00 66.67
u_csr3_field2 88.89 100.00 66.67 100.00
wr_en_data_arb 80.00 100.00 60.00
u_csr3_field3 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr3_field4 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr3_field5 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr3_field6 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr3_field7 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr3_field8 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr4_field0 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr4_field1 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr4_field2 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr4_field3 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr5_field0 96.30 100.00 88.89 100.00
wr_en_data_arb 95.24 100.00 85.71 100.00
u_csr5_field1 96.30 100.00 88.89 100.00
wr_en_data_arb 95.24 100.00 85.71 100.00
u_csr5_field2 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr5_field3 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr5_field4 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr5_field5 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr5_field6 96.30 100.00 88.89 100.00
wr_en_data_arb 95.24 100.00 85.71 100.00
u_csr6_field0 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr6_field1 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr6_field2 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr6_field3 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_csr7_field0 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr7_field1 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr7_field2 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_csr7_field3 55.19 55.56 50.00 60.00
wr_en_data_arb 0.00 0.00
u_prim_reg_we_check 100.00 100.00 100.00
u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_onehot_check 100.00 100.00
u_reg_if 98.67 97.14 97.53 100.00 100.00
u_err 100.00 100.00 100.00 100.00 100.00
u_rsp_intg_gen 83.33 66.67 100.00
u_rsp_intg_gen 100.00 100.00 100.00
gen_data_intg.u_tlul_data_integ_enc 100.00 100.00
u_data_gen 100.00 100.00
gen_rsp_intg.u_rsp_gen 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_otp_arb 94.34 93.01 90.61 100.00 93.75
u_otp_ctrl_dai 91.68 90.73 93.06 100.00 89.47 90.43 86.36
u_part_sel_idx 82.27 76.81 98.44 100.00 53.85
u_prim_count 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_otp_ctrl_kdi 96.34 98.43 96.90 100.00 90.91 94.44 97.37
u_flash_addr_key_anchor 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_flash_data_key_anchor 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_key_out_anchor 100.00 100.00 100.00
u_secure_anchor_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_prim_count_entropy 100.00 100.00
u_prim_count_seed 100.00 100.00
u_req_arb 97.18 97.89 97.08 100.00 93.75
u_sram_data_key_anchor 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_otp_ctrl_lci 100.00 100.00 100.00 100.00 100.00 100.00 100.00
u_prim_count 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_otp_ctrl_lfsr_timer 97.05 100.00 96.25 86.06 100.00 100.00 100.00
u_prim_count_cnsty 93.60 93.60
u_prim_count_integ 93.60 93.60
u_prim_double_lfsr 93.67 100.00 100.00 74.70 100.00
gen_double_lfsr[0].u_prim_buf_input 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_double_lfsr[0].u_prim_buf_output 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_double_lfsr[0].u_prim_lfsr 74.70 74.70
gen_double_lfsr[1].u_prim_buf_input 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_double_lfsr[1].u_prim_buf_output 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_double_lfsr[1].u_prim_lfsr 74.70 74.70
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_otp_ctrl_scrmbl 96.62 81.50 100.00 100.00 100.00 98.21 100.00
gen_anchor_digests[0].u_const_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_anchor_digests[0].u_iv_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_anchor_digests[1].u_const_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_anchor_digests[1].u_iv_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_anchor_digests[2].u_const_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_anchor_digests[2].u_iv_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_anchor_digests[3].u_const_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_anchor_digests[3].u_iv_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_anchor_keys[0].u_key_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_anchor_keys[1].u_key_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
gen_anchor_keys[2].u_key_anchor_buf 0.00 0.00
u_secure_anchor_buf 0.00 0.00
gen_generic.u_impl_generic 0.00 0.00
u_prim_count 100.00 100.00
u_prim_present_dec 100.00 100.00 100.00 100.00 100.00
u_prim_present_enc 100.00 100.00 100.00 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_otp_init_sync 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_otp_rsp_fifo 94.70 100.00 78.79 100.00 100.00
gen_normal_fifo.u_fifo_cnt 100.00 100.00 100.00
u_part_sel_idx 82.27 76.81 98.44 100.00 53.85
u_prim_edn_req 92.19 100.00 93.75 100.00 75.00
u_prim_packer_fifo 74.14 100.00 96.55 100.00 0.00
u_prim_sync_reqack_data 95.83 100.00 83.33 100.00 100.00
u_prim_sync_reqack 95.83 100.00 83.33 100.00 100.00
gen_nrz_hs_protocol.ack_sync 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
gen_nrz_hs_protocol.req_sync 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_prim_lc_sender_rma_token_valid 100.00 100.00 100.00
gen_no_flops.gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_no_flops.gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_no_flops.gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_no_flops.gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_lc_sender_secrets_valid 100.00 100.00 100.00
gen_no_flops.gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_no_flops.gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_no_flops.gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_no_flops.gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_lc_sender_test_tokens_valid 100.00 100.00 100.00
gen_no_flops.gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_no_flops.gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_no_flops.gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_no_flops.gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_lc_sync_check_byp_en 100.00 100.00 100.00 100.00
gen_buffs[0].gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_flops.u_prim_flop_2sync 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_prim_lc_sync_creator_seed_sw_rw_en 100.00 100.00 100.00 100.00
gen_buffs[0].gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_flops.u_prim_flop_2sync 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_prim_lc_sync_dft_en 100.00 100.00 100.00 100.00
gen_buffs[0].gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[1].gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[1].gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[1].gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[1].gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[2].gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[2].gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[2].gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[2].gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_flops.u_prim_flop_2sync 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_prim_lc_sync_escalate_en 100.00 100.00 100.00 100.00
subtree...
u_prim_lc_sync_seed_hw_rd_en 100.00 100.00 100.00 100.00
gen_buffs[0].gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_flops.u_prim_flop_2sync 100.00 100.00 100.00
u_sync_1 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_reg_core 99.28 99.59 96.83 100.00 100.00 100.00
u_alert_test_fatal_bus_integ_error 100.00 100.00
u_alert_test_fatal_check_error 100.00 100.00
u_alert_test_fatal_macro_error 100.00 100.00
u_alert_test_fatal_prim_otp_alert 100.00 100.00
u_alert_test_recov_prim_otp_alert 100.00 100.00
u_check_regwen 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00
u_check_timeout 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_check_trigger_consistency 100.00 100.00
u_check_trigger_integrity 100.00 100.00
u_check_trigger_regwen 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00
u_chk 100.00 100.00 100.00 100.00
u_chk 100.00 100.00
u_tlul_data_integ_dec 100.00 100.00 100.00
u_data_chk 100.00 100.00
u_consistency_check_period 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_creator_sw_cfg_digest_0 100.00 100.00
u_creator_sw_cfg_digest_1 100.00 100.00
u_creator_sw_cfg_read_lock 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00
u_direct_access_address 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_direct_access_cmd_digest 100.00 100.00
u_direct_access_cmd_rd 100.00 100.00
u_direct_access_cmd_wr 100.00 100.00
u_direct_access_rdata_0 100.00 100.00
u_direct_access_rdata_1 100.00 100.00
u_direct_access_regwen 100.00 100.00
u_direct_access_wdata_0 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_direct_access_wdata_1 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_err_code_err_code_0 100.00 100.00
u_err_code_err_code_1 100.00 100.00
u_err_code_err_code_2 100.00 100.00
u_err_code_err_code_3 100.00 100.00
u_err_code_err_code_4 100.00 100.00
u_err_code_err_code_5 100.00 100.00
u_err_code_err_code_6 100.00 100.00
u_err_code_err_code_7 100.00 100.00
u_err_code_err_code_8 100.00 100.00
u_err_code_err_code_9 100.00 100.00
u_hw_cfg_digest_0 100.00 100.00
u_hw_cfg_digest_1 100.00 100.00
u_integrity_check_period 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_intr_enable_otp_error 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_intr_enable_otp_operation_done 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00 100.00
u_intr_state_otp_error 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00
u_intr_state_otp_operation_done 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00
u_intr_test_otp_error 100.00 100.00
u_intr_test_otp_operation_done 100.00 100.00
u_owner_sw_cfg_digest_0 100.00 100.00
u_owner_sw_cfg_digest_1 100.00 100.00
u_owner_sw_cfg_read_lock 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00
u_prim_reg_we_check 100.00 100.00 100.00
u_prim_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_prim_onehot_check 100.00 100.00
u_reg_if 98.67 97.14 97.53 100.00 100.00
u_err 100.00 100.00 100.00 100.00 100.00
u_rsp_intg_gen 83.33 66.67 100.00
u_rsp_intg_gen 100.00 100.00 100.00
gen_data_intg.u_tlul_data_integ_enc 100.00 100.00
u_data_gen 100.00 100.00
gen_rsp_intg.u_rsp_gen 100.00 100.00
u_secret0_digest_0 100.00 100.00
u_secret0_digest_1 100.00 100.00
u_secret1_digest_0 100.00 100.00
u_secret1_digest_1 100.00 100.00
u_secret2_digest_0 100.00 100.00
u_secret2_digest_1 100.00 100.00
u_socket 99.24 98.75 98.21 100.00 100.00
fifo_h 100.00 100.00 100.00 100.00 100.00
reqfifo 100.00 100.00 100.00
rspfifo 100.00 100.00 100.00
gen_dfifo[0].fifo_d 100.00 100.00 100.00 100.00 100.00
reqfifo 100.00 100.00 100.00
rspfifo 100.00 100.00 100.00
gen_dfifo[1].fifo_d 100.00 100.00 100.00 100.00 100.00
reqfifo 100.00 100.00 100.00
rspfifo 100.00 100.00 100.00
u_status_bus_integ_error 100.00 100.00
u_status_check_pending 100.00 100.00
u_status_creator_sw_cfg_error 100.00 100.00
u_status_dai_error 100.00 100.00
u_status_dai_idle 100.00 100.00
u_status_hw_cfg_error 100.00 100.00
u_status_key_deriv_fsm_error 100.00 100.00
u_status_lci_error 100.00 100.00
u_status_lfsr_fsm_error 100.00 100.00
u_status_life_cycle_error 100.00 100.00
u_status_owner_sw_cfg_error 100.00 100.00
u_status_scrambling_fsm_error 100.00 100.00
u_status_secret0_error 100.00 100.00
u_status_secret1_error 100.00 100.00
u_status_secret2_error 100.00 100.00
u_status_timeout_error 100.00 100.00
u_status_vendor_test_error 100.00 100.00
u_vendor_test_digest_0 100.00 100.00
u_vendor_test_digest_1 100.00 100.00
u_vendor_test_read_lock 100.00 100.00 100.00 100.00
wr_en_data_arb 100.00 100.00 100.00
u_scrmbl_mtx 76.66 83.33 79.54 100.00 43.75
u_tlul_adapter_sram 91.72 89.54 84.55 92.77 100.00
u_err 100.00 100.00 100.00 100.00 100.00
u_reqfifo 89.81 95.00 76.00 88.24 100.00
gen_normal_fifo.u_fifo_cnt 81.94 88.89 75.00
u_rsp_gen 91.67 83.33 100.00
u_rspfifo 91.43 95.00 81.25 89.47 100.00
gen_normal_fifo.u_fifo_cnt 81.94 88.89 75.00
u_sram_byte 100.00 100.00
u_sramreqfifo 89.81 95.00 76.00 88.24 100.00
gen_normal_fifo.u_fifo_cnt 81.94 88.89 75.00
u_tlul_data_integ_enc_data 0.00 0.00
u_data_gen 0.00 0.00
u_tlul_data_integ_enc_instr 0.00 0.00
u_data_gen 0.00 0.00
u_tlul_lc_gate 93.35 99.24 100.00 85.71 94.29 87.50
gen_lc_gating_muxes[0].u_prim_blanker_d2h 100.00 100.00
u_blank_and 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_lc_gating_muxes[0].u_prim_blanker_h2d 100.00 100.00
u_blank_and 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_lc_gating_muxes[1].u_prim_blanker_d2h 100.00 100.00
u_blank_and 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_lc_gating_muxes[1].u_prim_blanker_h2d 100.00 100.00
u_blank_and 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_err_en_sync 100.00 100.00 100.00
gen_buffs[0].gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[0].gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[1].gen_bits[0].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[1].gen_bits[1].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[1].gen_bits[2].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
gen_buffs[1].gen_bits[3].u_prim_buf 100.00 100.00
u_secure_anchor_buf 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_state_flop 100.00 100.00 100.00
gen_generic.u_impl_generic 100.00 100.00 100.00
u_tlul_err_resp 100.00 100.00 100.00 100.00 100.00
u_intg_gen 100.00 100.00 100.00
gen_data_intg.u_tlul_data_integ_enc 100.00 100.00
u_data_gen 100.00 100.00
gen_rsp_intg.u_rsp_gen 100.00 100.00
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%