Module : prim_flop_2sync
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_flop_2sync_0/rtl/prim_flop_2sync.sv
Module self-instances :
Module Instance : tb.dut.u_lc_src.u_aon_rst
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | 100.00 | u_lc_src |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_lc_src.gen_rst_pd_n[0].u_pd_rst
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | 100.00 | u_lc_src |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_sys_src.u_aon_rst
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | 100.00 | u_sys_src |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_sys_src.gen_rst_pd_n[0].u_pd_rst
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | 100.00 | u_sys_src |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_por.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_por |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_por.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_por_io.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_por_io |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_por_io.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_por_io_div2.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_por_io_div2 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_por_io_div2.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_por_io_div4.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_por_io_div4 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_por_io_div4.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_por_usb.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_por_usb |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_por_usb.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_lc |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_d0_lc |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_shadowed.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_lc_shadowed |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_shadowed.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc_shadowed.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_d0_lc_shadowed |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc_shadowed.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_aon.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_lc_aon |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_aon.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_io.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_lc_io |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_io.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc_io.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_d0_lc_io |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc_io.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_io_div2.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_lc_io_div2 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_io_div2.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc_io_div2.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_d0_lc_io_div2 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc_io_div2.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_io_div4.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| u_daon_lc_io_div4 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc_io_div4.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| u_d0_lc_io_div4 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_io_div4_shadowed.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| u_daon_lc_io_div4_shadowed |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc_io_div4_shadowed.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| u_d0_lc_io_div4_shadowed |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_usb.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_lc_usb |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_lc_usb.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc_usb.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_d0_lc_usb |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_lc_usb.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_sys.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_d0_sys |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_sys.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_sys_io_div4.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | u_daon_sys_io_div4 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_daon_sys_io_div4.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_spi_device.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 96.67 | 100.00 | 90.00 | 100.00 | u_d0_spi_device |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_spi_device.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_spi_host0.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 96.67 | 100.00 | 90.00 | 100.00 | u_d0_spi_host0 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_spi_host0.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_spi_host1.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 96.67 | 100.00 | 90.00 | 100.00 | u_d0_spi_host1 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_spi_host1.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_usb.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 96.67 | 100.00 | 90.00 | 100.00 | u_d0_usb |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_usb.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_usb_aon.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | 100.00 | 100.00 | u_d0_usb_aon |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_usb_aon.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_i2c0.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 96.67 | 100.00 | 90.00 | 100.00 | u_d0_i2c0 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_i2c0.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_i2c1.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 96.67 | 100.00 | 90.00 | 100.00 | u_d0_i2c1 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_i2c1.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_i2c2.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 96.67 | 100.00 | 90.00 | 100.00 | u_d0_i2c2 |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.u_d0_i2c2.gen_rst_chk.u_prim_rst_sync.u_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 100.00 | 100.00 | gen_rst_chk.u_prim_rst_sync |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon.u_rst_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 90.74 | 91.67 | 91.67 | 88.89 | gen_rst_por_aon[0].gen_rst_por_aon_normal.u_rst_por_aon |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |
Module Instance : tb.dut.gen_rst_por_aon[1].gen_rst_por_domain.u_por_domain_sync
Instance :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
Instance's subtree :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| 100.00 | 100.00 | 100.00 |
Parent :
| SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
| 99.55 | 100.00 | 98.21 | 100.00 | 100.00 | dut |
Subtrees :
| NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
| u_sync_1 | 100.00 | 100.00 | 100.00 | ||||
| u_sync_2 | 100.00 | 100.00 | 100.00 |