Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.41 98.21 96.12 97.44 94.92 98.38 98.21 98.55


Total test records in report: 3901
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html | tests42.html | tests43.html | tests44.html | tests45.html | tests46.html | tests47.html | tests48.html | tests49.html | tests50.html | tests51.html | tests52.html | tests53.html | tests54.html | tests55.html | tests56.html | tests57.html | tests58.html | tests59.html | tests60.html | tests61.html | tests62.html | tests63.html | tests64.html | tests65.html | tests66.html | tests67.html | tests68.html | tests69.html | tests70.html | tests71.html | tests72.html | tests73.html | tests74.html | tests75.html | tests76.html | tests77.html | tests78.html | tests79.html | tests80.html | tests81.html | tests82.html

T1542 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_fifo_rst.600869116 Sep 24 09:09:53 AM UTC 24 Sep 24 09:09:57 AM UTC 24 288072120 ps
T1543 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_endpoint_access.2576104043 Sep 24 09:09:53 AM UTC 24 Sep 24 09:09:59 AM UTC 24 940712679 ps
T1544 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/18.usbdev_device_address.2610184959 Sep 24 09:09:17 AM UTC 24 Sep 24 09:10:00 AM UTC 24 22541543270 ps
T1545 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/17.usbdev_low_speed_traffic.2942180932 Sep 24 09:08:46 AM UTC 24 Sep 24 09:10:02 AM UTC 24 2761296101 ps
T1546 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/18.usbdev_low_speed_traffic.2995471896 Sep 24 09:09:28 AM UTC 24 Sep 24 09:10:02 AM UTC 24 3858694645 ps
T110 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_link_suspend.2609348550 Sep 24 09:09:54 AM UTC 24 Sep 24 09:10:02 AM UTC 24 5107567730 ps
T1547 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_aon_wake_disconnect.2370352459 Sep 24 09:09:45 AM UTC 24 Sep 24 09:10:04 AM UTC 24 9575945013 ps
T1548 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_min_length_in_transaction.2480599334 Sep 24 09:10:04 AM UTC 24 Sep 24 09:10:06 AM UTC 24 179492164 ps
T1549 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_out_iso.2270986392 Sep 24 09:10:04 AM UTC 24 Sep 24 09:10:06 AM UTC 24 148726650 ps
T1550 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_max_length_out_transaction.1888013792 Sep 24 09:10:03 AM UTC 24 Sep 24 09:10:06 AM UTC 24 216824274 ps
T1551 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_max_length_in_transaction.2771492949 Sep 24 09:10:03 AM UTC 24 Sep 24 09:10:06 AM UTC 24 242859260 ps
T1552 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_min_length_out_transaction.686347208 Sep 24 09:10:04 AM UTC 24 Sep 24 09:10:06 AM UTC 24 183931521 ps
T1553 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_out_stall.3265448962 Sep 24 09:10:04 AM UTC 24 Sep 24 09:10:06 AM UTC 24 161309309 ps
T1554 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_pending_in_trans.3252068500 Sep 24 09:10:04 AM UTC 24 Sep 24 09:10:06 AM UTC 24 152286252 ps
T1555 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_phy_config_pinflip.2840860382 Sep 24 09:10:04 AM UTC 24 Sep 24 09:10:07 AM UTC 24 288545567 ps
T1556 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/17.usbdev_max_inter_pkt_delay.2107525662 Sep 24 09:08:50 AM UTC 24 Sep 24 09:10:07 AM UTC 24 2852899194 ps
T1557 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_timeout_missing_host_handshake.3915968653 Sep 24 09:09:46 AM UTC 24 Sep 24 09:10:08 AM UTC 24 948137123 ps
T1558 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/18.usbdev_streaming_out.1408428834 Sep 24 09:09:38 AM UTC 24 Sep 24 09:10:10 AM UTC 24 3792756564 ps
T1559 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_device_timeout.1158016950 Sep 24 09:09:46 AM UTC 24 Sep 24 09:10:11 AM UTC 24 971779587 ps
T1560 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_phy_pins_sense.2099438354 Sep 24 09:10:11 AM UTC 24 Sep 24 09:10:13 AM UTC 24 43794134 ps
T1561 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_phy_config_usb_ref_disable.1551636435 Sep 24 09:10:11 AM UTC 24 Sep 24 09:10:14 AM UTC 24 146838564 ps
T1562 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_alert_test.4027887995 Sep 24 09:10:47 AM UTC 24 Sep 24 09:10:49 AM UTC 24 35728320 ps
T1563 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_pkt_received.4250712979 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:14 AM UTC 24 179703472 ps
T1564 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_random_length_out_transaction.1229187421 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:14 AM UTC 24 235350625 ps
T1565 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_rx_crc_err.2259924404 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:14 AM UTC 24 159569191 ps
T1566 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_random_length_in_transaction.2223275294 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:14 AM UTC 24 189362935 ps
T1567 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_setup_stage.3825785457 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:14 AM UTC 24 148483931 ps
T1568 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_pkt_sent.1062480653 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:14 AM UTC 24 297453060 ps
T1569 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_setup_trans_ignored.1318055980 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:14 AM UTC 24 193096007 ps
T1570 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_stall_priority_over_nak.1002454685 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:15 AM UTC 24 176634332 ps
T1571 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_smoke.459136271 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:15 AM UTC 24 218217066 ps
T386 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_rx_full.3942231709 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:15 AM UTC 24 352882936 ps
T1572 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_aon_wake_reset.1495097962 Sep 24 09:09:45 AM UTC 24 Sep 24 09:10:15 AM UTC 24 20980760101 ps
T1573 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/18.usbdev_link_resume.2400513512 Sep 24 09:09:28 AM UTC 24 Sep 24 09:10:16 AM UTC 24 28639684165 ps
T1574 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/18.usbdev_resume_link_active.1146274960 Sep 24 09:09:38 AM UTC 24 Sep 24 09:10:16 AM UTC 24 20181823011 ps
T1575 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_link_resume.1029823336 Sep 24 09:09:54 AM UTC 24 Sep 24 09:10:17 AM UTC 24 13604670731 ps
T1576 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_invalid_sync.4241260297 Sep 24 09:09:53 AM UTC 24 Sep 24 09:10:20 AM UTC 24 2972420988 ps
T1577 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/17.usbdev_spurious_pids_ignored.1790932712 Sep 24 09:09:07 AM UTC 24 Sep 24 09:10:22 AM UTC 24 2738311504 ps
T1578 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_stall_trans.3882971254 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:22 AM UTC 24 158989754 ps
T1579 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_bitstuff_err.2367099144 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:39 AM UTC 24 190854819 ps
T1580 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_alert_test.1564601783 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:22 AM UTC 24 39806472 ps
T1581 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_max_non_iso_usb_traffic.2636332715 Sep 24 09:11:07 AM UTC 24 Sep 24 09:11:37 AM UTC 24 2932964444 ps
T1582 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_low_speed_traffic.760982097 Sep 24 09:09:54 AM UTC 24 Sep 24 09:10:22 AM UTC 24 2881089668 ps
T1583 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_av_buffer.2992529845 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:22 AM UTC 24 157973096 ps
T1584 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_stream_len_max.2874151917 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:23 AM UTC 24 413742360 ps
T1585 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_bitstuff_err.753108940 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:23 AM UTC 24 145344519 ps
T1586 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_tx_rx_disruption.249762295 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:23 AM UTC 24 464083474 ps
T1587 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_data_toggle_restore.3628294366 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:23 AM UTC 24 469504639 ps
T1588 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_data_toggle_clear.1124807203 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:24 AM UTC 24 465685461 ps
T1589 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_max_non_iso_usb_traffic.3596080440 Sep 24 09:10:04 AM UTC 24 Sep 24 09:10:25 AM UTC 24 2410797315 ps
T1590 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/18.usbdev_pkt_buffer.1559595303 Sep 24 09:09:29 AM UTC 24 Sep 24 09:10:27 AM UTC 24 20555143344 ps
T1591 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_max_inter_pkt_delay.1875463048 Sep 24 09:10:03 AM UTC 24 Sep 24 09:10:27 AM UTC 24 2305245599 ps
T1592 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_aon_wake_resume.3409608413 Sep 24 09:09:45 AM UTC 24 Sep 24 09:10:29 AM UTC 24 26032940933 ps
T1593 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_enable.1652281188 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:30 AM UTC 24 35332233 ps
T1594 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_disconnected.840232827 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:30 AM UTC 24 163998522 ps
T1595 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_aon_wake_disconnect.2013325361 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:30 AM UTC 24 5752024963 ps
T1596 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_device_timeout.775443289 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:30 AM UTC 24 1099372605 ps
T1597 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_in_stall.2153993 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:30 AM UTC 24 144643081 ps
T400 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_fifo_levels.4026911004 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:30 AM UTC 24 315583441 ps
T554 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_endpoint_types.985691933 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:30 AM UTC 24 204734924 ps
T1598 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/16.usbdev_iso_retraction.3259783782 Sep 24 09:08:15 AM UTC 24 Sep 24 09:10:30 AM UTC 24 11320227547 ps
T1599 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_in_trans.1651401113 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:30 AM UTC 24 278857986 ps
T1600 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_in_iso.662521373 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:31 AM UTC 24 169574099 ps
T1601 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_link_in_err.4005182789 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:31 AM UTC 24 241349609 ps
T1602 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_disable_endpoint.3313823740 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:31 AM UTC 24 716449370 ps
T1603 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_fifo_rst.2463423338 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:32 AM UTC 24 322650720 ps
T1604 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_endpoint_access.3204432564 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:32 AM UTC 24 862449249 ps
T1605 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/18.usbdev_iso_retraction.650677512 Sep 24 09:09:18 AM UTC 24 Sep 24 09:10:38 AM UTC 24 6815056429 ps
T1606 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_pkt_buffer.2396716746 Sep 24 09:10:11 AM UTC 24 Sep 24 09:10:39 AM UTC 24 9728656164 ps
T1607 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_pending_in_trans.2367477032 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:39 AM UTC 24 147418768 ps
T1608 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_out_stall.2079445939 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:39 AM UTC 24 205985824 ps
T1609 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_phy_pins_sense.1768518030 Sep 24 09:10:38 AM UTC 24 Sep 24 09:10:40 AM UTC 24 36835375 ps
T1610 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_min_length_out_transaction.2585819781 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:40 AM UTC 24 153987734 ps
T1611 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_min_length_in_transaction.4253519745 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:40 AM UTC 24 161731845 ps
T1612 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_out_trans_nak.4253840252 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:40 AM UTC 24 191466930 ps
T1613 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/18.usbdev_max_inter_pkt_delay.3453480780 Sep 24 09:09:28 AM UTC 24 Sep 24 09:10:40 AM UTC 24 2763497155 ps
T138 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_nak_trans.3661798474 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:40 AM UTC 24 195626898 ps
T1614 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_max_length_in_transaction.1060065281 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:40 AM UTC 24 245393606 ps
T1615 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_out_iso.3155478845 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:40 AM UTC 24 242130079 ps
T1616 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_phy_config_usb_ref_disable.4220731166 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:40 AM UTC 24 138187242 ps
T1617 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_phy_config_pinflip.3222362248 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:40 AM UTC 24 206811327 ps
T1618 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_max_length_out_transaction.2698907198 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:40 AM UTC 24 242307529 ps
T1619 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_pkt_received.919338617 Sep 24 09:10:38 AM UTC 24 Sep 24 09:10:40 AM UTC 24 162823229 ps
T200 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_aon_wake_reset.1992716787 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:42 AM UTC 24 15242796955 ps
T1620 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_resume_link_active.825901124 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:43 AM UTC 24 20177179418 ps
T1621 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_link_suspend.1155635557 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:45 AM UTC 24 11230161024 ps
T1622 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/18.usbdev_spurious_pids_ignored.1214556603 Sep 24 09:09:38 AM UTC 24 Sep 24 09:10:47 AM UTC 24 2554218232 ps
T1623 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_setup_stage.2083124890 Sep 24 09:10:46 AM UTC 24 Sep 24 09:10:48 AM UTC 24 151774269 ps
T1624 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_rx_crc_err.1575494151 Sep 24 09:10:46 AM UTC 24 Sep 24 09:10:48 AM UTC 24 202131573 ps
T1625 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_stall_trans.2220360613 Sep 24 09:10:46 AM UTC 24 Sep 24 09:10:49 AM UTC 24 183272857 ps
T1626 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_random_length_in_transaction.3250477500 Sep 24 09:10:46 AM UTC 24 Sep 24 09:10:49 AM UTC 24 248120738 ps
T1627 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_random_length_out_transaction.3541345060 Sep 24 09:10:46 AM UTC 24 Sep 24 09:10:49 AM UTC 24 171255006 ps
T1628 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_setup_trans_ignored.2226392888 Sep 24 09:10:46 AM UTC 24 Sep 24 09:10:49 AM UTC 24 158248360 ps
T1629 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_smoke.3591596510 Sep 24 09:10:46 AM UTC 24 Sep 24 09:10:49 AM UTC 24 234169472 ps
T1630 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_pkt_sent.896573377 Sep 24 09:10:46 AM UTC 24 Sep 24 09:10:49 AM UTC 24 211715058 ps
T1631 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_stall_priority_over_nak.1686900205 Sep 24 09:10:46 AM UTC 24 Sep 24 09:10:49 AM UTC 24 210975222 ps
T352 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_rx_full.168304672 Sep 24 09:10:46 AM UTC 24 Sep 24 09:10:49 AM UTC 24 262270817 ps
T1632 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_tx_rx_disruption.2039716032 Sep 24 09:10:47 AM UTC 24 Sep 24 09:10:49 AM UTC 24 460539454 ps
T1633 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_stream_len_max.514409991 Sep 24 09:10:47 AM UTC 24 Sep 24 09:10:51 AM UTC 24 1270427715 ps
T1634 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_link_resume.974229640 Sep 24 09:10:28 AM UTC 24 Sep 24 09:10:52 AM UTC 24 13697673361 ps
T1635 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_spurious_pids_ignored.2618137512 Sep 24 09:10:12 AM UTC 24 Sep 24 09:10:53 AM UTC 24 1535541803 ps
T1636 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_max_inter_pkt_delay.587538960 Sep 24 09:10:37 AM UTC 24 Sep 24 09:10:54 AM UTC 24 2052942082 ps
T1637 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_timeout_missing_host_handshake.3053461382 Sep 24 09:10:20 AM UTC 24 Sep 24 09:10:56 AM UTC 24 1508769513 ps
T1638 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_bitstuff_err.4037700782 Sep 24 09:10:57 AM UTC 24 Sep 24 09:11:00 AM UTC 24 150083672 ps
T1639 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_av_buffer.3385375151 Sep 24 09:10:57 AM UTC 24 Sep 24 09:11:00 AM UTC 24 167346284 ps
T1640 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_enable.2694065670 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:00 AM UTC 24 87281074 ps
T1641 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_disconnected.3900061949 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:00 AM UTC 24 134487438 ps
T1642 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_invalid_sync.2805933986 Sep 24 09:10:28 AM UTC 24 Sep 24 09:11:01 AM UTC 24 3983969051 ps
T1643 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_in_iso.3510742760 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:01 AM UTC 24 182462334 ps
T1644 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_disable_endpoint.462686622 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:01 AM UTC 24 705829146 ps
T1645 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_data_toggle_clear.3629422181 Sep 24 09:10:57 AM UTC 24 Sep 24 09:11:01 AM UTC 24 439462058 ps
T405 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_fifo_levels.2911209779 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:01 AM UTC 24 321772445 ps
T536 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_endpoint_types.2112834268 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:01 AM UTC 24 467814811 ps
T1646 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_fifo_rst.3517060553 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:01 AM UTC 24 265352223 ps
T1647 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_aon_wake_resume.3512123828 Sep 24 09:10:20 AM UTC 24 Sep 24 09:11:02 AM UTC 24 25641941455 ps
T1648 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_data_toggle_restore.655964374 Sep 24 09:10:57 AM UTC 24 Sep 24 09:11:02 AM UTC 24 1003380221 ps
T1649 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_endpoint_access.2355336017 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:03 AM UTC 24 949289344 ps
T1650 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_spurious_pids_ignored.2036404921 Sep 24 09:10:46 AM UTC 24 Sep 24 09:11:03 AM UTC 24 2198582504 ps
T1651 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_aon_wake_disconnect.3377146089 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:35 AM UTC 24 6515178369 ps
T1652 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_link_in_err.1658100922 Sep 24 09:11:06 AM UTC 24 Sep 24 09:11:09 AM UTC 24 166814148 ps
T1653 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_in_stall.2018735308 Sep 24 09:11:06 AM UTC 24 Sep 24 09:11:09 AM UTC 24 148681511 ps
T1654 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_in_trans.250281484 Sep 24 09:11:06 AM UTC 24 Sep 24 09:11:09 AM UTC 24 178449271 ps
T1655 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_max_length_in_transaction.215871833 Sep 24 09:11:06 AM UTC 24 Sep 24 09:11:09 AM UTC 24 270161332 ps
T1656 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_min_length_in_transaction.3203633983 Sep 24 09:11:07 AM UTC 24 Sep 24 09:11:09 AM UTC 24 178035714 ps
T1657 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_max_length_out_transaction.196950588 Sep 24 09:11:07 AM UTC 24 Sep 24 09:11:10 AM UTC 24 187179860 ps
T1658 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_min_length_out_transaction.3248332350 Sep 24 09:11:07 AM UTC 24 Sep 24 09:11:10 AM UTC 24 157555240 ps
T135 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_nak_trans.2353277404 Sep 24 09:11:07 AM UTC 24 Sep 24 09:11:10 AM UTC 24 216144317 ps
T1659 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_min_inter_pkt_delay.717058086 Sep 24 09:10:04 AM UTC 24 Sep 24 09:11:10 AM UTC 24 2482410460 ps
T1660 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_device_address.86483855 Sep 24 09:10:20 AM UTC 24 Sep 24 09:11:37 AM UTC 24 41533945351 ps
T1661 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_aon_wake_disconnect.1379318517 Sep 24 09:10:57 AM UTC 24 Sep 24 09:11:15 AM UTC 24 10937702348 ps
T1662 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_streaming_out.336171712 Sep 24 09:10:47 AM UTC 24 Sep 24 09:11:39 AM UTC 24 1947812738 ps
T1663 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_low_speed_traffic.394293408 Sep 24 09:10:37 AM UTC 24 Sep 24 09:11:16 AM UTC 24 5034160016 ps
T1664 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_iso_retraction.2073424075 Sep 24 09:10:28 AM UTC 24 Sep 24 09:11:35 AM UTC 24 8981571755 ps
T1665 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_out_iso.3089184672 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:16 AM UTC 24 189601833 ps
T1666 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_phy_pins_sense.2929631174 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:16 AM UTC 24 73845689 ps
T1667 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_out_stall.623252148 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:16 AM UTC 24 176180265 ps
T1668 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_out_trans_nak.4170831588 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:16 AM UTC 24 152833873 ps
T1669 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_pending_in_trans.2936933776 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:16 AM UTC 24 154957843 ps
T1670 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_phy_config_usb_ref_disable.3250428615 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:16 AM UTC 24 139742368 ps
T1671 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_random_length_in_transaction.630744492 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:17 AM UTC 24 190487502 ps
T1672 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_phy_config_pinflip.33954556 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:17 AM UTC 24 197822378 ps
T1673 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_pkt_received.654250466 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:17 AM UTC 24 202003491 ps
T1674 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_pkt_sent.3303038208 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:17 AM UTC 24 232301685 ps
T1675 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_random_length_out_transaction.65360588 Sep 24 09:11:14 AM UTC 24 Sep 24 09:11:17 AM UTC 24 200623707 ps
T1676 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_min_inter_pkt_delay.487597238 Sep 24 09:10:37 AM UTC 24 Sep 24 09:11:19 AM UTC 24 1526462096 ps
T1677 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_link_resume.3605465994 Sep 24 09:11:06 AM UTC 24 Sep 24 09:11:20 AM UTC 24 6555066023 ps
T1678 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_streaming_out.2285441530 Sep 24 09:10:20 AM UTC 24 Sep 24 09:11:20 AM UTC 24 2274369623 ps
T1679 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_aon_wake_reset.1220047775 Sep 24 09:10:57 AM UTC 24 Sep 24 09:11:20 AM UTC 24 14558958468 ps
T1680 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_invalid_sync.2635506652 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:23 AM UTC 24 2665037056 ps
T302 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_device_address.3252466458 Sep 24 09:09:45 AM UTC 24 Sep 24 09:11:23 AM UTC 24 50540725382 ps
T1681 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_max_non_iso_usb_traffic.2935219004 Sep 24 09:10:37 AM UTC 24 Sep 24 09:11:23 AM UTC 24 1709203159 ps
T1682 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/19.usbdev_iso_retraction.3069253483 Sep 24 09:09:53 AM UTC 24 Sep 24 09:11:24 AM UTC 24 12919922320 ps
T1683 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_link_suspend.3662381786 Sep 24 09:11:06 AM UTC 24 Sep 24 09:11:24 AM UTC 24 8681192002 ps
T1684 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_setup_trans_ignored.1841837373 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:26 AM UTC 24 149033916 ps
T1685 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_setup_stage.1646445744 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:26 AM UTC 24 141249180 ps
T1686 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_rx_crc_err.1922702628 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:26 AM UTC 24 202837749 ps
T1687 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_av_buffer.3190125654 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:39 AM UTC 24 151308519 ps
T1688 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_rx_full.1789257102 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:26 AM UTC 24 261206585 ps
T1689 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_alert_test.2794150690 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:27 AM UTC 24 50006670 ps
T1690 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_stall_trans.334901343 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:27 AM UTC 24 170352936 ps
T1691 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_stall_priority_over_nak.1336290756 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:27 AM UTC 24 203665351 ps
T1692 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_smoke.3979337778 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:27 AM UTC 24 263746293 ps
T1693 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_max_inter_pkt_delay.2168766768 Sep 24 09:11:06 AM UTC 24 Sep 24 09:11:27 AM UTC 24 2167751367 ps
T1694 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_tx_rx_disruption.895491658 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:28 AM UTC 24 486820938 ps
T1695 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_stream_len_max.1445535940 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:29 AM UTC 24 1403863194 ps
T1696 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/20.usbdev_pkt_buffer.3877106498 Sep 24 09:10:38 AM UTC 24 Sep 24 09:11:32 AM UTC 24 17626151138 ps
T1697 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_timeout_missing_host_handshake.1349329311 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:33 AM UTC 24 5537284977 ps
T1698 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_device_timeout.60560847 Sep 24 09:10:58 AM UTC 24 Sep 24 09:11:36 AM UTC 24 4413515342 ps
T1699 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_in_stall.4112291100 Sep 24 09:11:38 AM UTC 24 Sep 24 09:11:40 AM UTC 24 196730692 ps
T1700 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_disable_endpoint.852190787 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:40 AM UTC 24 534881261 ps
T1701 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_endpoint_types.3872030572 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:40 AM UTC 24 341480127 ps
T1702 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_in_iso.4252173006 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:40 AM UTC 24 220473356 ps
T1703 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_data_toggle_clear.3685541578 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:40 AM UTC 24 238816164 ps
T1704 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_in_trans.495716812 Sep 24 09:11:38 AM UTC 24 Sep 24 09:11:40 AM UTC 24 233127633 ps
T1705 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_endpoint_access.102124252 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:41 AM UTC 24 798392983 ps
T1706 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_fifo_rst.497393498 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:41 AM UTC 24 287085143 ps
T1707 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_data_toggle_restore.3362083293 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:41 AM UTC 24 920983079 ps
T1708 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_spurious_pids_ignored.3523862564 Sep 24 09:11:24 AM UTC 24 Sep 24 09:11:43 AM UTC 24 2292203236 ps
T1709 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_aon_wake_resume.339136239 Sep 24 09:10:57 AM UTC 24 Sep 24 09:11:49 AM UTC 24 31027076784 ps
T1710 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_timeout_missing_host_handshake.3557912629 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:52 AM UTC 24 719779072 ps
T1711 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_max_length_in_transaction.2350481448 Sep 24 09:11:51 AM UTC 24 Sep 24 09:11:54 AM UTC 24 242239583 ps
T1712 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_out_iso.985845497 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 203752584 ps
T1713 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_max_length_out_transaction.211205883 Sep 24 09:11:51 AM UTC 24 Sep 24 09:11:54 AM UTC 24 179702428 ps
T1714 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_out_trans_nak.133810267 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 167172918 ps
T1715 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_min_length_in_transaction.775154561 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 155830649 ps
T1716 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_out_stall.239135586 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 185116958 ps
T1717 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_phy_pins_sense.523288212 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 53470386 ps
T1718 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_min_length_out_transaction.500853801 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 175303767 ps
T1719 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_pending_in_trans.2251819226 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 172507447 ps
T1720 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_phy_config_pinflip.666812839 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 238313727 ps
T1721 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_phy_config_usb_ref_disable.3104187100 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 194220371 ps
T1722 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_device_timeout.953081592 Sep 24 09:11:37 AM UTC 24 Sep 24 09:11:54 AM UTC 24 847476540 ps
T145 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_nak_trans.2380290024 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 205586704 ps
T1723 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_pkt_sent.1321730176 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:54 AM UTC 24 172357963 ps
T1724 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_pkt_received.1792857198 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:55 AM UTC 24 186518219 ps
T1725 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_random_length_out_transaction.4093572978 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:55 AM UTC 24 199119817 ps
T1726 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_random_length_in_transaction.2873013331 Sep 24 09:11:52 AM UTC 24 Sep 24 09:11:55 AM UTC 24 243515815 ps
T1727 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_iso_retraction.2524658325 Sep 24 09:11:06 AM UTC 24 Sep 24 09:11:56 AM UTC 24 4463781167 ps
T1728 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_link_suspend.2521855387 Sep 24 09:11:51 AM UTC 24 Sep 24 09:12:01 AM UTC 24 5605728166 ps
T1729 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_device_address.3842541580 Sep 24 09:10:57 AM UTC 24 Sep 24 09:12:03 AM UTC 24 38285171800 ps
T1730 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_aon_wake_reset.3595525313 Sep 24 09:11:37 AM UTC 24 Sep 24 09:12:04 AM UTC 24 20369445361 ps
T1731 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_rx_crc_err.3929731470 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:05 AM UTC 24 158100681 ps
T1732 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/24.usbdev_tx_rx_disruption.1629371368 Sep 24 09:13:17 AM UTC 24 Sep 24 09:13:21 AM UTC 24 505217456 ps
T1733 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_setup_trans_ignored.3655075264 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:05 AM UTC 24 153829436 ps
T1734 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_smoke.3546515973 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:05 AM UTC 24 235963322 ps
T1735 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/24.usbdev_device_timeout.984058160 Sep 24 09:12:50 AM UTC 24 Sep 24 09:13:21 AM UTC 24 3520812867 ps
T1736 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_alert_test.1143598257 Sep 24 09:12:04 AM UTC 24 Sep 24 09:12:06 AM UTC 24 53001157 ps
T1737 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_rx_full.2074451370 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:06 AM UTC 24 346804752 ps
T1738 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_setup_stage.3009236222 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:06 AM UTC 24 180643379 ps
T1739 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_stall_priority_over_nak.2673351911 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:06 AM UTC 24 175630577 ps
T1740 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_bitstuff_err.1451879628 Sep 24 09:12:04 AM UTC 24 Sep 24 09:12:06 AM UTC 24 150963239 ps
T1741 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_av_buffer.4102111436 Sep 24 09:12:04 AM UTC 24 Sep 24 09:12:06 AM UTC 24 154433302 ps
T1742 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_stall_trans.3030335848 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:06 AM UTC 24 203866146 ps
T1743 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_tx_rx_disruption.2240422701 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:06 AM UTC 24 553244949 ps
T1744 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_stream_len_max.2937729649 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:07 AM UTC 24 602366368 ps
T1745 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_link_resume.3189341547 Sep 24 09:11:51 AM UTC 24 Sep 24 09:12:08 AM UTC 24 9594462149 ps
T1746 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_pkt_buffer.575212760 Sep 24 09:11:14 AM UTC 24 Sep 24 09:12:11 AM UTC 24 22289168593 ps
T1747 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_aon_wake_disconnect.2981629506 Sep 24 09:12:04 AM UTC 24 Sep 24 09:12:13 AM UTC 24 4885383739 ps
T1748 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_invalid_sync.998375310 Sep 24 09:11:37 AM UTC 24 Sep 24 09:12:15 AM UTC 24 4974726825 ps
T1749 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_enable.2429404977 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:17 AM UTC 24 36420113 ps
T1750 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_disconnected.2856082690 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:17 AM UTC 24 177349585 ps
T406 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_fifo_levels.4189281617 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:17 AM UTC 24 250666350 ps
T1751 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_data_toggle_restore.705615862 Sep 24 09:12:14 AM UTC 24 Sep 24 09:12:17 AM UTC 24 507594190 ps
T518 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_endpoint_types.74447714 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:17 AM UTC 24 341367947 ps
T1752 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_in_stall.2005542129 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:17 AM UTC 24 138915489 ps
T1753 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_in_trans.2961478839 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:17 AM UTC 24 200404895 ps
T1754 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_disable_endpoint.501633345 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:17 AM UTC 24 666204171 ps
T1755 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_link_in_err.3619492621 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:18 AM UTC 24 186691234 ps
T1756 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_in_iso.33166637 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:18 AM UTC 24 219945910 ps
T1757 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_fifo_rst.2344756352 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:18 AM UTC 24 321333356 ps
T1758 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_data_toggle_clear.2847349395 Sep 24 09:12:14 AM UTC 24 Sep 24 09:12:18 AM UTC 24 500743172 ps
T1759 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_aon_wake_resume.1150438707 Sep 24 09:11:37 AM UTC 24 Sep 24 09:12:18 AM UTC 24 30747129751 ps
T1760 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_endpoint_access.1756208208 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:19 AM UTC 24 865873450 ps
T1761 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_max_non_iso_usb_traffic.4197036453 Sep 24 09:11:52 AM UTC 24 Sep 24 09:12:20 AM UTC 24 2962806589 ps
T1762 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_device_timeout.1875733201 Sep 24 09:12:15 AM UTC 24 Sep 24 09:12:21 AM UTC 24 635509050 ps
T1763 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_streaming_out.3162394505 Sep 24 09:11:24 AM UTC 24 Sep 24 09:12:21 AM UTC 24 2163185700 ps
T1764 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_spurious_pids_ignored.3120604092 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:24 AM UTC 24 2582359855 ps
T1765 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/21.usbdev_min_inter_pkt_delay.3445481542 Sep 24 09:11:07 AM UTC 24 Sep 24 09:12:26 AM UTC 24 2935534762 ps
T1766 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_max_length_out_transaction.3057434681 Sep 24 09:12:25 AM UTC 24 Sep 24 09:12:27 AM UTC 24 194241962 ps
T1767 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/24.usbdev_aon_wake_reset.74054792 Sep 24 09:12:50 AM UTC 24 Sep 24 09:13:21 AM UTC 24 20019266899 ps
T1768 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_device_address.4128928076 Sep 24 09:11:37 AM UTC 24 Sep 24 09:12:27 AM UTC 24 27190048657 ps
T1769 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/22.usbdev_streaming_out.4268737513 Sep 24 09:12:03 AM UTC 24 Sep 24 09:12:27 AM UTC 24 2401581316 ps
T1770 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_min_length_out_transaction.1182793231 Sep 24 09:12:25 AM UTC 24 Sep 24 09:12:27 AM UTC 24 165492858 ps
T1771 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_out_iso.2323772368 Sep 24 09:12:25 AM UTC 24 Sep 24 09:12:27 AM UTC 24 167093063 ps
T1772 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_out_trans_nak.2357045111 Sep 24 09:12:25 AM UTC 24 Sep 24 09:12:27 AM UTC 24 156890849 ps
T1773 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_nak_trans.249127516 Sep 24 09:12:25 AM UTC 24 Sep 24 09:12:27 AM UTC 24 213580761 ps
T1774 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_phy_config_pinflip.1033085565 Sep 24 09:12:25 AM UTC 24 Sep 24 09:12:27 AM UTC 24 229651656 ps
T1775 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_min_length_in_transaction.4239258766 Sep 24 09:12:25 AM UTC 24 Sep 24 09:12:27 AM UTC 24 162405440 ps
T1776 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_max_length_in_transaction.2106866652 Sep 24 09:12:24 AM UTC 24 Sep 24 09:12:27 AM UTC 24 252357809 ps
T1777 /workspaces/repo/scratch/os_regression_2024_09_23/usbdev-sim-vcs/coverage/default/23.usbdev_out_stall.2725580274 Sep 24 09:12:25 AM UTC 24 Sep 24 09:12:27 AM UTC 24 200059011 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%