Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
86.49 88.61 85.76 70.93 86.47 88.35 98.80


Total test records in report: 1927
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html

T603 /workspace/coverage/cover_reg_top/17.xbar_random.2318346782 Dec 31 01:36:10 PM PST 23 Dec 31 01:36:56 PM PST 23 566402959 ps
T604 /workspace/coverage/cover_reg_top/25.xbar_smoke_slow_rsp.512541397 Dec 31 01:37:22 PM PST 23 Dec 31 01:38:26 PM PST 23 3661016789 ps
T605 /workspace/coverage/cover_reg_top/32.xbar_smoke_slow_rsp.3429900943 Dec 31 01:39:10 PM PST 23 Dec 31 01:40:19 PM PST 23 3717389402 ps
T180 /workspace/coverage/cover_reg_top/33.xbar_random_large_delays.2616451399 Dec 31 01:39:17 PM PST 23 Dec 31 01:50:00 PM PST 23 59844740567 ps
T606 /workspace/coverage/cover_reg_top/32.xbar_random_large_delays.94639467 Dec 31 01:39:09 PM PST 23 Dec 31 01:44:52 PM PST 23 29103661641 ps
T338 /workspace/coverage/cover_reg_top/9.xbar_access_same_device_slow_rsp.1680412022 Dec 31 01:35:16 PM PST 23 Dec 31 01:45:48 PM PST 23 33966049511 ps
T607 /workspace/coverage/cover_reg_top/8.xbar_error_and_unmapped_addr.163033506 Dec 31 01:35:06 PM PST 23 Dec 31 01:35:49 PM PST 23 1091183755 ps
T608 /workspace/coverage/cover_reg_top/64.xbar_error_and_unmapped_addr.83116993 Dec 31 01:41:29 PM PST 23 Dec 31 01:41:59 PM PST 23 255311105 ps
T609 /workspace/coverage/cover_reg_top/54.xbar_stress_all_with_error.932662305 Dec 31 01:40:46 PM PST 23 Dec 31 01:43:53 PM PST 23 5205845002 ps
T610 /workspace/coverage/cover_reg_top/59.xbar_smoke_slow_rsp.1544477631 Dec 31 01:41:18 PM PST 23 Dec 31 01:43:00 PM PST 23 6263522487 ps
T137 /workspace/coverage/cover_reg_top/42.xbar_stress_all.455160014 Dec 31 01:40:16 PM PST 23 Dec 31 01:45:10 PM PST 23 4589585013 ps
T611 /workspace/coverage/cover_reg_top/73.xbar_stress_all_with_error.2035760148 Dec 31 01:42:44 PM PST 23 Dec 31 01:47:22 PM PST 23 7780130152 ps
T612 /workspace/coverage/cover_reg_top/77.xbar_smoke_large_delays.1807548602 Dec 31 01:43:12 PM PST 23 Dec 31 01:44:32 PM PST 23 7680926333 ps
T613 /workspace/coverage/cover_reg_top/75.xbar_access_same_device_slow_rsp.1224941900 Dec 31 01:42:31 PM PST 23 Dec 31 02:08:02 PM PST 23 87376217655 ps
T614 /workspace/coverage/cover_reg_top/8.xbar_smoke_large_delays.1505211905 Dec 31 01:35:18 PM PST 23 Dec 31 01:36:44 PM PST 23 7913695427 ps
T615 /workspace/coverage/cover_reg_top/64.xbar_access_same_device_slow_rsp.77413210 Dec 31 01:41:22 PM PST 23 Dec 31 02:02:16 PM PST 23 77210202771 ps
T155 /workspace/coverage/cover_reg_top/36.xbar_stress_all.158316402 Dec 31 01:39:22 PM PST 23 Dec 31 01:49:08 PM PST 23 16147575451 ps
T616 /workspace/coverage/cover_reg_top/46.xbar_error_and_unmapped_addr.2933526525 Dec 31 01:39:56 PM PST 23 Dec 31 01:40:13 PM PST 23 85158210 ps
T617 /workspace/coverage/cover_reg_top/44.xbar_smoke.3932069270 Dec 31 01:39:42 PM PST 23 Dec 31 01:39:56 PM PST 23 215697215 ps
T618 /workspace/coverage/cover_reg_top/75.xbar_smoke_slow_rsp.551651576 Dec 31 01:42:52 PM PST 23 Dec 31 01:44:52 PM PST 23 7048471467 ps
T199 /workspace/coverage/cover_reg_top/26.xbar_random_large_delays.2579242385 Dec 31 01:37:38 PM PST 23 Dec 31 01:57:42 PM PST 23 111080596308 ps
T619 /workspace/coverage/cover_reg_top/95.xbar_stress_all.4072196746 Dec 31 01:44:17 PM PST 23 Dec 31 01:46:50 PM PST 23 1844118139 ps
T620 /workspace/coverage/cover_reg_top/4.xbar_smoke.2484535639 Dec 31 01:35:00 PM PST 23 Dec 31 01:35:09 PM PST 23 181571150 ps
T621 /workspace/coverage/cover_reg_top/84.xbar_stress_all_with_error.2476577189 Dec 31 01:43:26 PM PST 23 Dec 31 01:51:11 PM PST 23 12965190755 ps
T356 /workspace/coverage/cover_reg_top/61.xbar_stress_all_with_reset_error.4027681778 Dec 31 01:41:17 PM PST 23 Dec 31 01:48:08 PM PST 23 7571023940 ps
T622 /workspace/coverage/cover_reg_top/63.xbar_stress_all_with_error.3192793330 Dec 31 01:41:18 PM PST 23 Dec 31 01:46:46 PM PST 23 3932976255 ps
T232 /workspace/coverage/cover_reg_top/21.chip_tl_errors.4232675738 Dec 31 01:36:42 PM PST 23 Dec 31 01:40:49 PM PST 23 3976893475 ps
T623 /workspace/coverage/cover_reg_top/82.xbar_smoke.2918256633 Dec 31 01:43:26 PM PST 23 Dec 31 01:43:33 PM PST 23 57742103 ps
T236 /workspace/coverage/cover_reg_top/23.xbar_stress_all.3479035392 Dec 31 01:36:53 PM PST 23 Dec 31 01:42:23 PM PST 23 3900134588 ps
T624 /workspace/coverage/cover_reg_top/39.xbar_stress_all_with_reset_error.803768514 Dec 31 01:39:27 PM PST 23 Dec 31 01:40:37 PM PST 23 250944718 ps
T625 /workspace/coverage/cover_reg_top/6.xbar_smoke_large_delays.1834446276 Dec 31 01:34:48 PM PST 23 Dec 31 01:36:01 PM PST 23 6598939789 ps
T626 /workspace/coverage/cover_reg_top/86.xbar_unmapped_addr.1283148880 Dec 31 01:43:34 PM PST 23 Dec 31 01:43:49 PM PST 23 294265689 ps
T627 /workspace/coverage/cover_reg_top/10.xbar_random_slow_rsp.2546533481 Dec 31 01:36:02 PM PST 23 Dec 31 01:38:47 PM PST 23 8899841973 ps
T315 /workspace/coverage/cover_reg_top/63.xbar_access_same_device_slow_rsp.1335845912 Dec 31 01:41:22 PM PST 23 Dec 31 02:05:12 PM PST 23 82942760351 ps
T628 /workspace/coverage/cover_reg_top/5.xbar_smoke.2668044835 Dec 31 01:34:52 PM PST 23 Dec 31 01:35:05 PM PST 23 180089897 ps
T629 /workspace/coverage/cover_reg_top/66.xbar_smoke_zero_delays.2172801559 Dec 31 01:41:55 PM PST 23 Dec 31 01:42:02 PM PST 23 41283365 ps
T259 /workspace/coverage/cover_reg_top/85.xbar_random_large_delays.2932059162 Dec 31 01:43:29 PM PST 23 Dec 31 01:56:07 PM PST 23 70982407139 ps
T630 /workspace/coverage/cover_reg_top/7.xbar_smoke_zero_delays.2637443972 Dec 31 01:34:54 PM PST 23 Dec 31 01:35:03 PM PST 23 52845567 ps
T631 /workspace/coverage/cover_reg_top/28.xbar_error_and_unmapped_addr.2432320743 Dec 31 01:39:03 PM PST 23 Dec 31 01:39:35 PM PST 23 798573175 ps
T632 /workspace/coverage/cover_reg_top/44.xbar_stress_all_with_reset_error.965419845 Dec 31 01:40:10 PM PST 23 Dec 31 01:44:44 PM PST 23 1626588642 ps
T633 /workspace/coverage/cover_reg_top/1.xbar_error_random.2104087526 Dec 31 01:34:16 PM PST 23 Dec 31 01:35:04 PM PST 23 1534365094 ps
T634 /workspace/coverage/cover_reg_top/53.xbar_smoke_large_delays.454844801 Dec 31 01:40:10 PM PST 23 Dec 31 01:41:48 PM PST 23 9313738073 ps
T635 /workspace/coverage/cover_reg_top/98.xbar_error_and_unmapped_addr.3953242991 Dec 31 01:45:17 PM PST 23 Dec 31 01:46:14 PM PST 23 1405652759 ps
T636 /workspace/coverage/cover_reg_top/56.xbar_stress_all_with_error.2890982827 Dec 31 01:40:48 PM PST 23 Dec 31 01:41:44 PM PST 23 696665412 ps
T637 /workspace/coverage/cover_reg_top/47.xbar_smoke_large_delays.3726869747 Dec 31 01:40:14 PM PST 23 Dec 31 01:41:58 PM PST 23 9351202657 ps
T638 /workspace/coverage/cover_reg_top/65.xbar_unmapped_addr.3268475154 Dec 31 01:41:25 PM PST 23 Dec 31 01:42:04 PM PST 23 345423831 ps
T639 /workspace/coverage/cover_reg_top/80.xbar_random_zero_delays.1537775638 Dec 31 01:42:47 PM PST 23 Dec 31 01:42:58 PM PST 23 32100252 ps
T640 /workspace/coverage/cover_reg_top/51.xbar_random.4160564375 Dec 31 01:40:04 PM PST 23 Dec 31 01:40:49 PM PST 23 1117258458 ps
T641 /workspace/coverage/cover_reg_top/93.xbar_smoke_slow_rsp.1054554154 Dec 31 01:44:15 PM PST 23 Dec 31 01:45:25 PM PST 23 3978378224 ps
T642 /workspace/coverage/cover_reg_top/67.xbar_same_source.608755050 Dec 31 01:41:55 PM PST 23 Dec 31 01:42:48 PM PST 23 1813004299 ps
T643 /workspace/coverage/cover_reg_top/82.xbar_smoke_slow_rsp.3942484080 Dec 31 01:43:29 PM PST 23 Dec 31 01:45:14 PM PST 23 6320832051 ps
T34 /workspace/coverage/cover_reg_top/9.chip_same_csr_outstanding.1197208185 Dec 31 01:35:08 PM PST 23 Dec 31 02:18:52 PM PST 23 29224795890 ps
T644 /workspace/coverage/cover_reg_top/58.xbar_error_and_unmapped_addr.1750357431 Dec 31 01:40:53 PM PST 23 Dec 31 01:41:18 PM PST 23 217595602 ps
T328 /workspace/coverage/cover_reg_top/55.xbar_access_same_device_slow_rsp.1803168899 Dec 31 01:40:40 PM PST 23 Dec 31 02:03:52 PM PST 23 80665784266 ps
T645 /workspace/coverage/cover_reg_top/63.xbar_smoke_large_delays.1026478339 Dec 31 01:41:21 PM PST 23 Dec 31 01:43:00 PM PST 23 8806880419 ps
T646 /workspace/coverage/cover_reg_top/95.xbar_smoke_zero_delays.1401560868 Dec 31 01:45:43 PM PST 23 Dec 31 01:45:54 PM PST 23 45084693 ps
T647 /workspace/coverage/cover_reg_top/14.xbar_unmapped_addr.3794432594 Dec 31 01:36:01 PM PST 23 Dec 31 01:36:46 PM PST 23 1074755948 ps
T648 /workspace/coverage/cover_reg_top/50.xbar_random_large_delays.2494815171 Dec 31 01:40:01 PM PST 23 Dec 31 01:55:56 PM PST 23 95781288753 ps
T649 /workspace/coverage/cover_reg_top/75.xbar_random_slow_rsp.2676227207 Dec 31 01:42:47 PM PST 23 Dec 31 01:47:19 PM PST 23 15352343980 ps
T650 /workspace/coverage/cover_reg_top/3.xbar_smoke.4127186436 Dec 31 01:34:14 PM PST 23 Dec 31 01:34:22 PM PST 23 44629279 ps
T191 /workspace/coverage/cover_reg_top/21.xbar_random_large_delays.2937152862 Dec 31 01:37:12 PM PST 23 Dec 31 01:44:04 PM PST 23 34628829763 ps
T651 /workspace/coverage/cover_reg_top/84.xbar_smoke_slow_rsp.2781115851 Dec 31 01:43:17 PM PST 23 Dec 31 01:44:44 PM PST 23 4987290115 ps
T652 /workspace/coverage/cover_reg_top/54.xbar_smoke_large_delays.750199168 Dec 31 01:40:38 PM PST 23 Dec 31 01:42:29 PM PST 23 9436944010 ps
T653 /workspace/coverage/cover_reg_top/9.xbar_access_same_device.3656782396 Dec 31 01:35:21 PM PST 23 Dec 31 01:35:42 PM PST 23 237908275 ps
T91 /workspace/coverage/cover_reg_top/24.xbar_stress_all_with_reset_error.3320745731 Dec 31 01:36:55 PM PST 23 Dec 31 01:45:54 PM PST 23 4535308559 ps
T654 /workspace/coverage/cover_reg_top/67.xbar_random_slow_rsp.3581730546 Dec 31 01:41:53 PM PST 23 Dec 31 01:54:40 PM PST 23 44846076053 ps
T655 /workspace/coverage/cover_reg_top/50.xbar_random.3211288866 Dec 31 01:40:22 PM PST 23 Dec 31 01:40:42 PM PST 23 137724316 ps
T656 /workspace/coverage/cover_reg_top/91.xbar_random_large_delays.1730414626 Dec 31 01:44:06 PM PST 23 Dec 31 01:59:01 PM PST 23 81955034365 ps
T657 /workspace/coverage/cover_reg_top/38.xbar_stress_all_with_reset_error.2054961440 Dec 31 01:38:54 PM PST 23 Dec 31 01:40:34 PM PST 23 216038539 ps
T658 /workspace/coverage/cover_reg_top/36.xbar_error_random.3923408413 Dec 31 01:38:26 PM PST 23 Dec 31 01:38:50 PM PST 23 621286047 ps
T659 /workspace/coverage/cover_reg_top/81.xbar_unmapped_addr.748647510 Dec 31 01:43:11 PM PST 23 Dec 31 01:43:29 PM PST 23 145663684 ps
T660 /workspace/coverage/cover_reg_top/80.xbar_random_slow_rsp.807415075 Dec 31 01:42:49 PM PST 23 Dec 31 01:54:39 PM PST 23 40517977182 ps
T661 /workspace/coverage/cover_reg_top/22.xbar_access_same_device.2813450628 Dec 31 01:37:20 PM PST 23 Dec 31 01:37:41 PM PST 23 125266420 ps
T662 /workspace/coverage/cover_reg_top/95.xbar_random_zero_delays.896387461 Dec 31 01:45:17 PM PST 23 Dec 31 01:45:53 PM PST 23 296483198 ps
T663 /workspace/coverage/cover_reg_top/73.xbar_random_zero_delays.1712466001 Dec 31 01:42:14 PM PST 23 Dec 31 01:42:41 PM PST 23 279841128 ps
T664 /workspace/coverage/cover_reg_top/27.xbar_access_same_device_slow_rsp.2828698194 Dec 31 01:38:34 PM PST 23 Dec 31 01:51:36 PM PST 23 49754851960 ps
T665 /workspace/coverage/cover_reg_top/34.xbar_random.3343724813 Dec 31 01:39:21 PM PST 23 Dec 31 01:40:43 PM PST 23 2553558881 ps
T666 /workspace/coverage/cover_reg_top/85.xbar_stress_all_with_reset_error.2265950421 Dec 31 01:43:37 PM PST 23 Dec 31 01:45:27 PM PST 23 411013625 ps
T667 /workspace/coverage/cover_reg_top/75.xbar_error_random.2543567679 Dec 31 01:42:34 PM PST 23 Dec 31 01:43:44 PM PST 23 1877617839 ps
T668 /workspace/coverage/cover_reg_top/6.xbar_random_zero_delays.1989487407 Dec 31 01:34:52 PM PST 23 Dec 31 01:35:02 PM PST 23 33175966 ps
T669 /workspace/coverage/cover_reg_top/26.xbar_error_random.3160555226 Dec 31 01:37:32 PM PST 23 Dec 31 01:38:09 PM PST 23 392002150 ps
T670 /workspace/coverage/cover_reg_top/55.xbar_random_zero_delays.593758143 Dec 31 01:40:49 PM PST 23 Dec 31 01:41:19 PM PST 23 321851831 ps
T153 /workspace/coverage/cover_reg_top/87.xbar_stress_all.2053781610 Dec 31 01:43:35 PM PST 23 Dec 31 01:46:21 PM PST 23 1798809189 ps
T671 /workspace/coverage/cover_reg_top/55.xbar_stress_all_with_rand_reset.553350364 Dec 31 01:40:38 PM PST 23 Dec 31 01:41:14 PM PST 23 54676827 ps
T672 /workspace/coverage/cover_reg_top/95.xbar_stress_all_with_rand_reset.2606607276 Dec 31 01:44:42 PM PST 23 Dec 31 01:45:02 PM PST 23 21824509 ps
T673 /workspace/coverage/cover_reg_top/72.xbar_access_same_device_slow_rsp.3974953134 Dec 31 01:42:12 PM PST 23 Dec 31 01:51:27 PM PST 23 31731819015 ps
T674 /workspace/coverage/cover_reg_top/63.xbar_same_source.328903140 Dec 31 01:41:21 PM PST 23 Dec 31 01:42:11 PM PST 23 1821664327 ps
T675 /workspace/coverage/cover_reg_top/48.xbar_random_slow_rsp.1318692409 Dec 31 01:39:45 PM PST 23 Dec 31 01:50:22 PM PST 23 34116732946 ps
T676 /workspace/coverage/cover_reg_top/62.xbar_stress_all_with_rand_reset.2513473676 Dec 31 01:41:57 PM PST 23 Dec 31 01:45:57 PM PST 23 1813808262 ps
T677 /workspace/coverage/cover_reg_top/12.xbar_stress_all_with_reset_error.4007853574 Dec 31 01:36:39 PM PST 23 Dec 31 01:38:54 PM PST 23 408500579 ps
T678 /workspace/coverage/cover_reg_top/86.xbar_random_zero_delays.1530141280 Dec 31 01:44:05 PM PST 23 Dec 31 01:44:16 PM PST 23 68725647 ps
T166 /workspace/coverage/cover_reg_top/48.xbar_stress_all.1987277068 Dec 31 01:40:27 PM PST 23 Dec 31 01:42:29 PM PST 23 1533319325 ps
T193 /workspace/coverage/cover_reg_top/57.xbar_stress_all_with_rand_reset.4005094184 Dec 31 01:41:00 PM PST 23 Dec 31 01:48:38 PM PST 23 6557145330 ps
T679 /workspace/coverage/cover_reg_top/28.xbar_random_large_delays.1992770546 Dec 31 01:37:45 PM PST 23 Dec 31 01:45:51 PM PST 23 47552720863 ps
T680 /workspace/coverage/cover_reg_top/65.xbar_access_same_device.574919616 Dec 31 01:41:21 PM PST 23 Dec 31 01:42:21 PM PST 23 1332278603 ps
T681 /workspace/coverage/cover_reg_top/56.xbar_error_and_unmapped_addr.278800159 Dec 31 01:40:47 PM PST 23 Dec 31 01:41:28 PM PST 23 927968037 ps
T682 /workspace/coverage/cover_reg_top/58.xbar_stress_all_with_reset_error.1046387315 Dec 31 01:41:23 PM PST 23 Dec 31 01:42:42 PM PST 23 265023154 ps
T197 /workspace/coverage/cover_reg_top/62.xbar_access_same_device_slow_rsp.3816833756 Dec 31 01:41:26 PM PST 23 Dec 31 02:24:11 PM PST 23 145758362594 ps
T683 /workspace/coverage/cover_reg_top/85.xbar_random_slow_rsp.3200053169 Dec 31 01:43:32 PM PST 23 Dec 31 01:51:30 PM PST 23 29513034760 ps
T330 /workspace/coverage/cover_reg_top/48.xbar_access_same_device.813034553 Dec 31 01:40:09 PM PST 23 Dec 31 01:41:12 PM PST 23 1324947709 ps
T185 /workspace/coverage/cover_reg_top/27.xbar_unmapped_addr.1614668042 Dec 31 01:37:39 PM PST 23 Dec 31 01:38:17 PM PST 23 856927024 ps
T684 /workspace/coverage/cover_reg_top/72.xbar_same_source.1610665889 Dec 31 01:42:14 PM PST 23 Dec 31 01:43:04 PM PST 23 1618520320 ps
T685 /workspace/coverage/cover_reg_top/98.xbar_error_random.423127507 Dec 31 01:44:52 PM PST 23 Dec 31 01:45:25 PM PST 23 1027475333 ps
T686 /workspace/coverage/cover_reg_top/96.xbar_random.1058881708 Dec 31 01:44:41 PM PST 23 Dec 31 01:45:54 PM PST 23 1944465672 ps
T687 /workspace/coverage/cover_reg_top/34.xbar_stress_all.2467778723 Dec 31 01:39:16 PM PST 23 Dec 31 01:39:29 PM PST 23 105015907 ps
T688 /workspace/coverage/cover_reg_top/17.chip_csr_mem_rw_with_rand_reset.2928213318 Dec 31 01:37:19 PM PST 23 Dec 31 01:40:38 PM PST 23 6661766876 ps
T689 /workspace/coverage/cover_reg_top/37.xbar_smoke_large_delays.1709475621 Dec 31 01:40:04 PM PST 23 Dec 31 01:41:40 PM PST 23 8876311006 ps
T171 /workspace/coverage/cover_reg_top/34.xbar_random_large_delays.2523130072 Dec 31 01:38:25 PM PST 23 Dec 31 01:50:50 PM PST 23 65787501339 ps
T690 /workspace/coverage/cover_reg_top/37.xbar_error_random.2310669467 Dec 31 01:39:47 PM PST 23 Dec 31 01:39:58 PM PST 23 88678739 ps
T691 /workspace/coverage/cover_reg_top/57.xbar_random.3990115760 Dec 31 01:40:54 PM PST 23 Dec 31 01:41:26 PM PST 23 823459613 ps
T692 /workspace/coverage/cover_reg_top/97.xbar_smoke_zero_delays.1010177603 Dec 31 01:44:38 PM PST 23 Dec 31 01:44:45 PM PST 23 48636734 ps
T693 /workspace/coverage/cover_reg_top/45.xbar_stress_all_with_error.3728833198 Dec 31 01:39:56 PM PST 23 Dec 31 01:40:28 PM PST 23 635211319 ps
T694 /workspace/coverage/cover_reg_top/87.xbar_stress_all_with_rand_reset.2398049286 Dec 31 01:43:29 PM PST 23 Dec 31 01:44:36 PM PST 23 221222979 ps
T695 /workspace/coverage/cover_reg_top/4.xbar_same_source.513261085 Dec 31 01:35:04 PM PST 23 Dec 31 01:36:22 PM PST 23 2582271322 ps
T696 /workspace/coverage/cover_reg_top/65.xbar_smoke_zero_delays.2440677016 Dec 31 01:41:32 PM PST 23 Dec 31 01:41:40 PM PST 23 55840312 ps
T697 /workspace/coverage/cover_reg_top/71.xbar_same_source.2985974175 Dec 31 01:42:10 PM PST 23 Dec 31 01:42:38 PM PST 23 917802219 ps
T698 /workspace/coverage/cover_reg_top/0.xbar_access_same_device.773304103 Dec 31 01:34:30 PM PST 23 Dec 31 01:35:49 PM PST 23 1823901313 ps
T699 /workspace/coverage/cover_reg_top/33.xbar_error_and_unmapped_addr.2727770759 Dec 31 01:39:21 PM PST 23 Dec 31 01:39:28 PM PST 23 68285313 ps
T242 /workspace/coverage/cover_reg_top/52.xbar_stress_all.2180069124 Dec 31 01:40:14 PM PST 23 Dec 31 01:47:17 PM PST 23 10651901969 ps
T700 /workspace/coverage/cover_reg_top/40.xbar_smoke.4111629936 Dec 31 01:39:24 PM PST 23 Dec 31 01:39:34 PM PST 23 212679827 ps
T154 /workspace/coverage/cover_reg_top/23.xbar_smoke_large_delays.3353510567 Dec 31 01:36:58 PM PST 23 Dec 31 01:38:26 PM PST 23 7907254035 ps
T701 /workspace/coverage/cover_reg_top/98.xbar_random_zero_delays.2403889618 Dec 31 01:44:18 PM PST 23 Dec 31 01:44:37 PM PST 23 187179307 ps
T93 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_error.1393547329 Dec 31 01:38:23 PM PST 23 Dec 31 01:40:13 PM PST 23 2647829833 ps
T702 /workspace/coverage/cover_reg_top/20.xbar_random.463502584 Dec 31 01:36:37 PM PST 23 Dec 31 01:37:44 PM PST 23 1956356002 ps
T195 /workspace/coverage/cover_reg_top/65.xbar_random.3049605721 Dec 31 01:41:57 PM PST 23 Dec 31 01:43:12 PM PST 23 2098561809 ps
T703 /workspace/coverage/cover_reg_top/6.xbar_stress_all_with_reset_error.2393477340 Dec 31 01:35:07 PM PST 23 Dec 31 01:39:08 PM PST 23 4149971672 ps
T704 /workspace/coverage/cover_reg_top/43.xbar_stress_all.23026620 Dec 31 01:39:17 PM PST 23 Dec 31 01:41:01 PM PST 23 2275196943 ps
T172 /workspace/coverage/cover_reg_top/66.xbar_access_same_device_slow_rsp.1407794678 Dec 31 01:41:39 PM PST 23 Dec 31 02:05:22 PM PST 23 83576242301 ps
T705 /workspace/coverage/cover_reg_top/15.xbar_access_same_device.3504111815 Dec 31 01:36:34 PM PST 23 Dec 31 01:37:37 PM PST 23 822677929 ps
T706 /workspace/coverage/cover_reg_top/87.xbar_random_zero_delays.3965050608 Dec 31 01:43:30 PM PST 23 Dec 31 01:43:55 PM PST 23 230513308 ps
T707 /workspace/coverage/cover_reg_top/7.xbar_unmapped_addr.2147457834 Dec 31 01:35:30 PM PST 23 Dec 31 01:35:51 PM PST 23 465760909 ps
T708 /workspace/coverage/cover_reg_top/90.xbar_random_slow_rsp.3202543278 Dec 31 01:44:17 PM PST 23 Dec 31 01:46:21 PM PST 23 8033109258 ps
T709 /workspace/coverage/cover_reg_top/96.xbar_smoke_large_delays.2870158615 Dec 31 01:44:49 PM PST 23 Dec 31 01:46:24 PM PST 23 9427712879 ps
T164 /workspace/coverage/cover_reg_top/16.xbar_stress_all_with_rand_reset.675676340 Dec 31 01:36:04 PM PST 23 Dec 31 01:42:36 PM PST 23 3515347731 ps
T710 /workspace/coverage/cover_reg_top/37.xbar_access_same_device.2108683010 Dec 31 01:39:26 PM PST 23 Dec 31 01:39:35 PM PST 23 136622215 ps
T188 /workspace/coverage/cover_reg_top/99.xbar_random.3551304938 Dec 31 01:45:14 PM PST 23 Dec 31 01:46:06 PM PST 23 553358204 ps
T711 /workspace/coverage/cover_reg_top/20.xbar_access_same_device_slow_rsp.667976441 Dec 31 01:37:09 PM PST 23 Dec 31 01:40:21 PM PST 23 11083783340 ps
T712 /workspace/coverage/cover_reg_top/7.xbar_smoke_slow_rsp.129502015 Dec 31 01:35:14 PM PST 23 Dec 31 01:37:08 PM PST 23 6382843497 ps
T49 /workspace/coverage/cover_reg_top/0.chip_csr_mem_rw_with_rand_reset.2658065604 Dec 31 01:34:16 PM PST 23 Dec 31 01:41:13 PM PST 23 6264290780 ps
T713 /workspace/coverage/cover_reg_top/73.xbar_access_same_device_slow_rsp.2203253651 Dec 31 01:42:25 PM PST 23 Dec 31 02:17:12 PM PST 23 134393528564 ps
T258 /workspace/coverage/cover_reg_top/39.xbar_stress_all.3383989857 Dec 31 01:39:27 PM PST 23 Dec 31 01:43:31 PM PST 23 7393917558 ps
T46 /workspace/coverage/cover_reg_top/2.chip_csr_aliasing.4167604875 Dec 31 01:34:26 PM PST 23 Dec 31 03:54:31 PM PST 23 68042708582 ps
T714 /workspace/coverage/cover_reg_top/9.xbar_error_and_unmapped_addr.2229820551 Dec 31 01:35:05 PM PST 23 Dec 31 01:35:19 PM PST 23 322346519 ps
T715 /workspace/coverage/cover_reg_top/5.xbar_same_source.2791759674 Dec 31 01:35:04 PM PST 23 Dec 31 01:35:33 PM PST 23 354814722 ps
T198 /workspace/coverage/cover_reg_top/51.xbar_access_same_device.21038903 Dec 31 01:40:05 PM PST 23 Dec 31 01:40:57 PM PST 23 660893600 ps
T716 /workspace/coverage/cover_reg_top/17.xbar_stress_all_with_reset_error.4269847271 Dec 31 01:37:08 PM PST 23 Dec 31 01:37:17 PM PST 23 76777965 ps
T717 /workspace/coverage/cover_reg_top/50.xbar_smoke_zero_delays.162882289 Dec 31 01:39:57 PM PST 23 Dec 31 01:40:08 PM PST 23 46380762 ps
T718 /workspace/coverage/cover_reg_top/47.xbar_smoke.690280036 Dec 31 01:39:56 PM PST 23 Dec 31 01:40:12 PM PST 23 195849495 ps
T271 /workspace/coverage/cover_reg_top/27.chip_tl_errors.1887336917 Dec 31 01:37:44 PM PST 23 Dec 31 01:39:44 PM PST 23 2699412856 ps
T719 /workspace/coverage/cover_reg_top/6.xbar_random_slow_rsp.1160634345 Dec 31 01:35:07 PM PST 23 Dec 31 01:48:23 PM PST 23 45097098738 ps
T720 /workspace/coverage/cover_reg_top/38.xbar_smoke_slow_rsp.3141184178 Dec 31 01:38:32 PM PST 23 Dec 31 01:39:44 PM PST 23 4012160894 ps
T75 /workspace/coverage/cover_reg_top/6.chip_csr_rw.2079649383 Dec 31 01:35:00 PM PST 23 Dec 31 01:40:52 PM PST 23 4501326624 ps
T721 /workspace/coverage/cover_reg_top/40.xbar_access_same_device_slow_rsp.4110862624 Dec 31 01:39:38 PM PST 23 Dec 31 02:03:34 PM PST 23 92679013479 ps
T722 /workspace/coverage/cover_reg_top/52.xbar_stress_all_with_reset_error.1160286733 Dec 31 01:40:06 PM PST 23 Dec 31 01:41:48 PM PST 23 214138315 ps
T723 /workspace/coverage/cover_reg_top/15.xbar_unmapped_addr.2363295616 Dec 31 01:36:42 PM PST 23 Dec 31 01:37:32 PM PST 23 1261124381 ps
T724 /workspace/coverage/cover_reg_top/10.xbar_access_same_device_slow_rsp.698180489 Dec 31 01:35:40 PM PST 23 Dec 31 01:52:18 PM PST 23 54438198341 ps
T725 /workspace/coverage/cover_reg_top/94.xbar_smoke_large_delays.2202510610 Dec 31 01:45:23 PM PST 23 Dec 31 01:46:21 PM PST 23 5165042101 ps
T726 /workspace/coverage/cover_reg_top/52.xbar_smoke_zero_delays.117812535 Dec 31 01:40:10 PM PST 23 Dec 31 01:40:18 PM PST 23 44436155 ps
T727 /workspace/coverage/cover_reg_top/18.xbar_smoke_slow_rsp.3563167323 Dec 31 01:36:35 PM PST 23 Dec 31 01:37:55 PM PST 23 4727886967 ps
T728 /workspace/coverage/cover_reg_top/70.xbar_random_slow_rsp.248284387 Dec 31 01:42:47 PM PST 23 Dec 31 02:03:20 PM PST 23 65180537727 ps
T729 /workspace/coverage/cover_reg_top/2.xbar_smoke_slow_rsp.3059969432 Dec 31 01:34:16 PM PST 23 Dec 31 01:35:40 PM PST 23 4808581243 ps
T730 /workspace/coverage/cover_reg_top/12.xbar_random_slow_rsp.720380324 Dec 31 01:36:01 PM PST 23 Dec 31 01:39:47 PM PST 23 12217606342 ps
T731 /workspace/coverage/cover_reg_top/41.xbar_random_large_delays.3610347945 Dec 31 01:39:37 PM PST 23 Dec 31 01:50:32 PM PST 23 59409918822 ps
T732 /workspace/coverage/cover_reg_top/65.xbar_stress_all.2112667311 Dec 31 01:41:27 PM PST 23 Dec 31 01:45:51 PM PST 23 6815814431 ps
T196 /workspace/coverage/cover_reg_top/74.xbar_same_source.3161920095 Dec 31 01:42:30 PM PST 23 Dec 31 01:43:42 PM PST 23 2332812642 ps
T733 /workspace/coverage/cover_reg_top/64.xbar_random_large_delays.2251624956 Dec 31 01:41:54 PM PST 23 Dec 31 01:47:33 PM PST 23 33676009528 ps
T734 /workspace/coverage/cover_reg_top/95.xbar_smoke_large_delays.2642042995 Dec 31 01:45:30 PM PST 23 Dec 31 01:47:16 PM PST 23 9201609989 ps
T735 /workspace/coverage/cover_reg_top/1.xbar_random_slow_rsp.3642644476 Dec 31 01:34:15 PM PST 23 Dec 31 01:52:58 PM PST 23 62306169203 ps
T244 /workspace/coverage/cover_reg_top/11.chip_tl_errors.3694535569 Dec 31 01:35:27 PM PST 23 Dec 31 01:40:02 PM PST 23 3591522650 ps
T736 /workspace/coverage/cover_reg_top/78.xbar_stress_all.3660363479 Dec 31 01:42:56 PM PST 23 Dec 31 01:44:58 PM PST 23 3193050351 ps
T737 /workspace/coverage/cover_reg_top/23.xbar_error_random.4145513922 Dec 31 01:37:21 PM PST 23 Dec 31 01:37:34 PM PST 23 64976956 ps
T738 /workspace/coverage/cover_reg_top/19.xbar_unmapped_addr.2417202721 Dec 31 01:36:33 PM PST 23 Dec 31 01:37:04 PM PST 23 610184471 ps
T344 /workspace/coverage/cover_reg_top/93.xbar_stress_all_with_reset_error.702232706 Dec 31 01:44:45 PM PST 23 Dec 31 01:46:34 PM PST 23 276030227 ps
T739 /workspace/coverage/cover_reg_top/49.xbar_same_source.2299629678 Dec 31 01:40:14 PM PST 23 Dec 31 01:40:31 PM PST 23 458211255 ps
T22 /workspace/coverage/cover_reg_top/3.chip_csr_hw_reset.399920061 Dec 31 01:34:31 PM PST 23 Dec 31 01:38:44 PM PST 23 4798155565 ps
T157 /workspace/coverage/cover_reg_top/79.xbar_stress_all.1428486656 Dec 31 01:43:30 PM PST 23 Dec 31 01:50:24 PM PST 23 10567499191 ps
T740 /workspace/coverage/cover_reg_top/35.xbar_stress_all_with_rand_reset.1704857405 Dec 31 01:39:22 PM PST 23 Dec 31 01:40:48 PM PST 23 87476408 ps
T741 /workspace/coverage/cover_reg_top/86.xbar_same_source.1038315575 Dec 31 01:43:31 PM PST 23 Dec 31 01:44:02 PM PST 23 434883785 ps
T742 /workspace/coverage/cover_reg_top/14.xbar_random.1038959080 Dec 31 01:36:36 PM PST 23 Dec 31 01:37:19 PM PST 23 1133261432 ps
T743 /workspace/coverage/cover_reg_top/72.xbar_random_slow_rsp.2788916296 Dec 31 01:42:17 PM PST 23 Dec 31 01:46:32 PM PST 23 16262911716 ps
T744 /workspace/coverage/cover_reg_top/81.xbar_same_source.2933755455 Dec 31 01:42:47 PM PST 23 Dec 31 01:43:28 PM PST 23 542688813 ps
T745 /workspace/coverage/cover_reg_top/81.xbar_random_large_delays.1346535449 Dec 31 01:43:11 PM PST 23 Dec 31 01:52:19 PM PST 23 51667442575 ps
T285 /workspace/coverage/cover_reg_top/4.chip_csr_rw.1821862785 Dec 31 01:34:53 PM PST 23 Dec 31 01:44:00 PM PST 23 4737658788 ps
T746 /workspace/coverage/cover_reg_top/57.xbar_smoke.2376859636 Dec 31 01:40:45 PM PST 23 Dec 31 01:40:55 PM PST 23 193600762 ps
T747 /workspace/coverage/cover_reg_top/68.xbar_random.1644240342 Dec 31 01:42:11 PM PST 23 Dec 31 01:42:31 PM PST 23 492477189 ps
T748 /workspace/coverage/cover_reg_top/92.xbar_stress_all_with_reset_error.117272900 Dec 31 01:45:21 PM PST 23 Dec 31 01:47:03 PM PST 23 239519436 ps
T749 /workspace/coverage/cover_reg_top/96.xbar_random_zero_delays.522479360 Dec 31 01:44:42 PM PST 23 Dec 31 01:45:11 PM PST 23 314539972 ps
T750 /workspace/coverage/cover_reg_top/32.xbar_random_zero_delays.165103934 Dec 31 01:39:08 PM PST 23 Dec 31 01:39:15 PM PST 23 34651806 ps
T751 /workspace/coverage/cover_reg_top/48.xbar_random.1336929952 Dec 31 01:40:05 PM PST 23 Dec 31 01:40:31 PM PST 23 515874558 ps
T752 /workspace/coverage/cover_reg_top/93.xbar_same_source.3703944628 Dec 31 01:44:17 PM PST 23 Dec 31 01:45:18 PM PST 23 1934158982 ps
T753 /workspace/coverage/cover_reg_top/11.xbar_error_and_unmapped_addr.801418839 Dec 31 01:35:44 PM PST 23 Dec 31 01:35:50 PM PST 23 24246983 ps
T754 /workspace/coverage/cover_reg_top/5.xbar_smoke_zero_delays.1727295841 Dec 31 01:35:13 PM PST 23 Dec 31 01:35:20 PM PST 23 45761960 ps
T755 /workspace/coverage/cover_reg_top/91.xbar_error_random.2204908438 Dec 31 01:44:40 PM PST 23 Dec 31 01:46:08 PM PST 23 2595936737 ps
T756 /workspace/coverage/cover_reg_top/1.xbar_access_same_device.520585712 Dec 31 01:34:13 PM PST 23 Dec 31 01:34:37 PM PST 23 307234538 ps
T757 /workspace/coverage/cover_reg_top/51.xbar_smoke_slow_rsp.544862470 Dec 31 01:40:04 PM PST 23 Dec 31 01:41:58 PM PST 23 5868273792 ps
T758 /workspace/coverage/cover_reg_top/49.xbar_random_slow_rsp.380552922 Dec 31 01:40:00 PM PST 23 Dec 31 01:41:22 PM PST 23 4123987776 ps
T759 /workspace/coverage/cover_reg_top/89.xbar_smoke_zero_delays.3888823990 Dec 31 01:45:18 PM PST 23 Dec 31 01:45:33 PM PST 23 51910532 ps
T760 /workspace/coverage/cover_reg_top/89.xbar_random_zero_delays.924762504 Dec 31 01:44:09 PM PST 23 Dec 31 01:44:16 PM PST 23 26826900 ps
T761 /workspace/coverage/cover_reg_top/33.xbar_smoke_large_delays.600152878 Dec 31 01:38:04 PM PST 23 Dec 31 01:39:18 PM PST 23 6911590344 ps
T762 /workspace/coverage/cover_reg_top/54.xbar_error_and_unmapped_addr.3296570599 Dec 31 01:40:45 PM PST 23 Dec 31 01:41:13 PM PST 23 257394042 ps
T763 /workspace/coverage/cover_reg_top/45.xbar_access_same_device_slow_rsp.1303664938 Dec 31 01:39:47 PM PST 23 Dec 31 01:42:40 PM PST 23 10210312889 ps
T764 /workspace/coverage/cover_reg_top/28.xbar_stress_all_with_reset_error.3590793497 Dec 31 01:37:54 PM PST 23 Dec 31 01:41:41 PM PST 23 5970081975 ps
T765 /workspace/coverage/cover_reg_top/50.xbar_smoke.828286715 Dec 31 01:40:09 PM PST 23 Dec 31 01:40:20 PM PST 23 162388931 ps
T766 /workspace/coverage/cover_reg_top/81.xbar_stress_all.2705664963 Dec 31 01:43:15 PM PST 23 Dec 31 01:50:37 PM PST 23 12678687294 ps
T767 /workspace/coverage/cover_reg_top/43.xbar_smoke_large_delays.606972403 Dec 31 01:40:16 PM PST 23 Dec 31 01:42:02 PM PST 23 9530654157 ps
T768 /workspace/coverage/cover_reg_top/28.xbar_smoke.2036036392 Dec 31 01:38:21 PM PST 23 Dec 31 01:38:29 PM PST 23 143629096 ps
T769 /workspace/coverage/cover_reg_top/53.xbar_stress_all_with_rand_reset.3731527678 Dec 31 01:40:19 PM PST 23 Dec 31 01:46:27 PM PST 23 3679294995 ps
T770 /workspace/coverage/cover_reg_top/97.xbar_random_slow_rsp.2898214550 Dec 31 01:44:20 PM PST 23 Dec 31 01:51:27 PM PST 23 24891271192 ps
T771 /workspace/coverage/cover_reg_top/10.xbar_unmapped_addr.1135637568 Dec 31 01:35:27 PM PST 23 Dec 31 01:36:02 PM PST 23 814758726 ps
T772 /workspace/coverage/cover_reg_top/16.xbar_smoke_slow_rsp.2077859170 Dec 31 01:37:21 PM PST 23 Dec 31 01:38:42 PM PST 23 4507815845 ps
T773 /workspace/coverage/cover_reg_top/61.xbar_stress_all_with_rand_reset.3419187469 Dec 31 01:41:25 PM PST 23 Dec 31 01:44:38 PM PST 23 669107406 ps
T774 /workspace/coverage/cover_reg_top/99.xbar_stress_all.2542420151 Dec 31 01:45:01 PM PST 23 Dec 31 01:56:54 PM PST 23 20785735337 ps
T775 /workspace/coverage/cover_reg_top/53.xbar_random.3049282535 Dec 31 01:40:14 PM PST 23 Dec 31 01:40:33 PM PST 23 165671068 ps
T776 /workspace/coverage/cover_reg_top/96.xbar_stress_all_with_error.1817115777 Dec 31 01:44:49 PM PST 23 Dec 31 01:49:25 PM PST 23 7758306528 ps
T777 /workspace/coverage/cover_reg_top/74.xbar_stress_all_with_rand_reset.4043952737 Dec 31 01:42:47 PM PST 23 Dec 31 01:46:45 PM PST 23 6348447082 ps
T778 /workspace/coverage/cover_reg_top/91.xbar_random.3906563131 Dec 31 01:44:15 PM PST 23 Dec 31 01:45:10 PM PST 23 1481273428 ps
T779 /workspace/coverage/cover_reg_top/14.xbar_random_zero_delays.2151110487 Dec 31 01:35:42 PM PST 23 Dec 31 01:36:05 PM PST 23 250999331 ps
T1 /workspace/coverage/pad_ctrl_test_mode/5.chip_padctrl_attributes.303331422 Dec 31 01:44:43 PM PST 23 Dec 31 01:48:08 PM PST 23 3468324311 ps
T2 /workspace/coverage/pad_ctrl_test_mode/8.chip_padctrl_attributes.1900436078 Dec 31 01:44:41 PM PST 23 Dec 31 01:48:51 PM PST 23 4863405084 ps
T3 /workspace/coverage/pad_ctrl_test_mode/3.chip_padctrl_attributes.723309027 Dec 31 01:44:41 PM PST 23 Dec 31 01:47:53 PM PST 23 4823566415 ps
T4 /workspace/coverage/pad_ctrl_test_mode/9.chip_padctrl_attributes.997646362 Dec 31 01:45:14 PM PST 23 Dec 31 01:50:06 PM PST 23 5518496741 ps
T5 /workspace/coverage/pad_ctrl_test_mode/7.chip_padctrl_attributes.1946814036 Dec 31 01:44:52 PM PST 23 Dec 31 01:48:57 PM PST 23 4833327634 ps
T6 /workspace/coverage/pad_ctrl_test_mode/2.chip_padctrl_attributes.2195595591 Dec 31 01:45:20 PM PST 23 Dec 31 01:48:43 PM PST 23 4557070562 ps
T7 /workspace/coverage/pad_ctrl_test_mode/1.chip_padctrl_attributes.4108819637 Dec 31 01:44:51 PM PST 23 Dec 31 01:48:26 PM PST 23 4409199832 ps
T8 /workspace/coverage/pad_ctrl_test_mode/0.chip_padctrl_attributes.2766712069 Dec 31 01:44:39 PM PST 23 Dec 31 01:48:41 PM PST 23 3922810080 ps
T9 /workspace/coverage/pad_ctrl_test_mode/6.chip_padctrl_attributes.1663707637 Dec 31 01:44:42 PM PST 23 Dec 31 01:48:44 PM PST 23 5277449240 ps
T10 /workspace/coverage/pad_ctrl_test_mode/4.chip_padctrl_attributes.235225180 Dec 31 01:44:39 PM PST 23 Dec 31 01:48:34 PM PST 23 3924965180 ps
T26 /workspace/coverage/default/1.chip_jtag_csr_rw.1723582839 Dec 31 01:48:26 PM PST 23 Dec 31 02:17:04 PM PST 23 19055944422 ps
T23 /workspace/coverage/default/1.chip_jtag_mem_access.2045184478 Dec 31 01:48:05 PM PST 23 Dec 31 02:06:33 PM PST 23 13271385874 ps
T24 /workspace/coverage/default/0.chip_jtag_mem_access.3526852104 Dec 31 01:45:29 PM PST 23 Dec 31 02:02:01 PM PST 23 13188475074 ps
T38 /workspace/coverage/default/0.chip_jtag_csr_rw.153767413 Dec 31 01:45:49 PM PST 23 Dec 31 02:01:29 PM PST 23 9715503312 ps
T25 /workspace/coverage/default/2.chip_jtag_mem_access.935409503 Dec 31 01:48:27 PM PST 23 Dec 31 02:04:44 PM PST 23 12626544756 ps
T37 /workspace/coverage/default/2.chip_jtag_csr_rw.1182926126 Dec 31 01:48:50 PM PST 23 Dec 31 02:16:35 PM PST 23 18316038970 ps
T780 /workspace/coverage/cover_reg_top/32.xbar_smoke_zero_delays.2962611443 Dec 31 01:38:31 PM PST 23 Dec 31 01:38:38 PM PST 23 40522868 ps
T781 /workspace/coverage/cover_reg_top/99.xbar_same_source.1455324344 Dec 31 01:44:39 PM PST 23 Dec 31 01:45:02 PM PST 23 300183243 ps
T782 /workspace/coverage/cover_reg_top/82.xbar_error_and_unmapped_addr.1882363362 Dec 31 01:43:39 PM PST 23 Dec 31 01:44:30 PM PST 23 1402935497 ps
T783 /workspace/coverage/cover_reg_top/58.xbar_access_same_device_slow_rsp.2979785018 Dec 31 01:40:49 PM PST 23 Dec 31 01:57:25 PM PST 23 58637811339 ps
T784 /workspace/coverage/cover_reg_top/50.xbar_stress_all_with_rand_reset.2089077166 Dec 31 01:40:05 PM PST 23 Dec 31 01:40:41 PM PST 23 62290985 ps
T785 /workspace/coverage/cover_reg_top/56.xbar_same_source.1012031058 Dec 31 01:40:50 PM PST 23 Dec 31 01:41:16 PM PST 23 838248220 ps
T786 /workspace/coverage/cover_reg_top/64.xbar_smoke.2332845969 Dec 31 01:41:51 PM PST 23 Dec 31 01:42:00 PM PST 23 172868409 ps
T787 /workspace/coverage/cover_reg_top/95.xbar_random_slow_rsp.591382193 Dec 31 01:45:35 PM PST 23 Dec 31 02:02:05 PM PST 23 60878408016 ps
T788 /workspace/coverage/cover_reg_top/83.xbar_access_same_device_slow_rsp.406995958 Dec 31 01:43:16 PM PST 23 Dec 31 01:50:13 PM PST 23 24447752573 ps
T789 /workspace/coverage/cover_reg_top/24.xbar_unmapped_addr.2231350967 Dec 31 01:37:22 PM PST 23 Dec 31 01:37:36 PM PST 23 190439611 ps
T790 /workspace/coverage/cover_reg_top/80.xbar_unmapped_addr.3003558384 Dec 31 01:42:49 PM PST 23 Dec 31 01:43:37 PM PST 23 1065931249 ps
T791 /workspace/coverage/cover_reg_top/60.xbar_access_same_device.4065636934 Dec 31 01:41:26 PM PST 23 Dec 31 01:42:03 PM PST 23 485908067 ps
T792 /workspace/coverage/cover_reg_top/23.xbar_error_and_unmapped_addr.3284411572 Dec 31 01:36:57 PM PST 23 Dec 31 01:37:26 PM PST 23 244177538 ps
T793 /workspace/coverage/cover_reg_top/16.xbar_error_random.845971932 Dec 31 01:36:27 PM PST 23 Dec 31 01:37:56 PM PST 23 2346665102 ps
T286 /workspace/coverage/cover_reg_top/19.chip_csr_rw.2439019914 Dec 31 01:36:16 PM PST 23 Dec 31 01:41:40 PM PST 23 4352521649 ps
T794 /workspace/coverage/cover_reg_top/64.xbar_access_same_device.2018303833 Dec 31 01:41:27 PM PST 23 Dec 31 01:43:29 PM PST 23 3035677368 ps
T795 /workspace/coverage/cover_reg_top/73.xbar_random_large_delays.2809291771 Dec 31 01:42:22 PM PST 23 Dec 31 01:52:07 PM PST 23 60897984972 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%